summaryrefslogtreecommitdiffstats
path: root/arch/arm64/mm/context.c
AgeCommit message (Expand)AuthorFilesLines
2021-12-10arm64: mm: Use asid feature macro for cheanupYunfeng Ye1-2/+2
2021-12-10arm64: mm: Rename asid2idx() to ctxid2asid()Yunfeng Ye1-9/+9
2021-06-01arm64: mm: Use better bitmap_zalloc()Kefeng Wang1-4/+2
2020-09-28arm64: mm: Pin down ASIDs for sharing mm with devicesJean-Philippe Brucker1-6/+99
2020-08-23treewide: Use fallthrough pseudo-keywordGustavo A. R. Silva1-1/+1
2020-07-30arm64/mm: save memory access in check_and_switch_context() fast switch pathPingfan Liu1-4/+6
2020-05-21arm64: mm: Add asid_gen_match() helperJean-Philippe Brucker1-3/+5
2020-03-31Merge tag 'arm64-upstream' of git://git.kernel.org/pub/scm/linux/kernel/git/a...Linus Torvalds1-2/+30
2020-03-02arm64: context: Fix ASID limit in boot messagesJean-Philippe Brucker1-5/+15
2020-02-27arm64: mm: convert cpu_do_switch_mm() to CMark Rutland1-2/+30
2020-01-16arm64: context: Free up kernel ASIDs if KPTI is not in useVladimir Murzin1-8/+30
2019-06-19treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 234Thomas Gleixner1-12/+1
2018-10-09arm64: mm: Drop the unused cpu parameterShaokun Zhang1-4/+4
2018-09-18arm64: mm: Support Common Not Private translationsVladimir Murzin1-0/+3
2018-06-12treewide: kzalloc() -> kcalloc()Kees Cook1-1/+1
2018-01-23arm64: Move BP hardening to check_and_switch_contextMarc Zyngier1-2/+3
2018-01-08arm64: Add skeleton to harden the branch predictor against aliasing attacksWill Deacon1-0/+2
2018-01-08arm64: Move post_ttbr_update_workaround to C codeMarc Zyngier1-0/+9
2018-01-05arm64: asid: Do not replace active_asids if already 0Catalin Marinas1-8/+11
2017-12-11arm64: mm: Allocate ASIDs in pairsWill Deacon1-8/+17
2017-12-11arm64: mm: Remove pre_ttbr0_update_workaround for Falkor erratum #E1003Will Deacon1-11/+0
2017-12-01arm64: context: Fix comments and remove pointless smp_wmb()Will Deacon1-11/+12
2017-11-28arm64: mm: cleanup stale AIVIVT referencesMark Rutland1-1/+4
2017-03-20arm64: cache: Remove support for ASID-tagged VIVT I-cachesWill Deacon1-3/+0
2017-02-10arm64: Work around Falkor erratum 1003Christopher Covington1-0/+11
2016-11-21arm64: Disable TTBR0_EL1 during normal kernel executionCatalin Marinas1-1/+6
2016-06-21arm64: update ASID limitJean-Philippe Brucker1-3/+6
2016-04-15arm64: Add cpu_panic_kernel helperSuzuki K Poulose1-2/+1
2016-03-04arm64: make mrs_s prefixing implicit in read_cpuidMark Rutland1-1/+1
2016-02-25arm64: Rename cpuid_feature field extract routinesSuzuki K Poulose1-1/+1
2016-02-25arm64: Ensure the secondary CPUs have safe ASIDBits sizeSuzuki K Poulose1-0/+18
2016-02-25arm64: Add helper for extracting ASIDBitsSuzuki K Poulose1-13/+23
2016-02-18arm64: cpufeature: Change read_cpuid() to use sysreg's mrs_s macroJames Morse1-1/+1
2015-11-26arm64: mm: keep reserved ASIDs in sync with mm after multiple rolloversWill Deacon1-12/+26
2015-10-07arm64: mm: kill mm_cpumask usageWill Deacon1-2/+0
2015-10-07arm64: switch_mm: simplify mm and CPU checksWill Deacon1-1/+1
2015-10-07arm64: mm: rewrite ASID allocator and MM context-switching codeWill Deacon1-93/+145
2015-10-07arm64: flush: use local TLB and I-cache invalidationWill Deacon1-2/+2
2015-07-27arm64: force CONFIG_SMP=y and remove redundant #ifdefsWill Deacon1-16/+0
2015-06-12arm64: Do not attempt to use init_mm in reset_context()Catalin Marinas1-0/+8
2012-09-17arm64: Process managementCatalin Marinas1-0/+159
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-12 10:23:31 +0000