summaryrefslogtreecommitdiffstats
path: root/arch/arm64/mm/cache.S
AgeCommit message (Expand)AuthorFilesLines
2022-02-22arm64: clean up symbol aliasingMark Rutland1-14/+21
2021-12-15arm64: remove __dma_*_area() aliasesMark Rutland1-21/+3
2021-05-25arm64: Rename arm64-internal cache maintenance functionsFuad Tabba1-29/+29
2021-05-25arm64: __clean_dcache_area_pou to take end parameter instead of sizeFuad Tabba1-5/+4
2021-05-25arm64: __clean_dcache_area_pop to take end parameter instead of sizeFuad Tabba1-5/+4
2021-05-25arm64: __clean_dcache_area_poc to take end parameter instead of sizeFuad Tabba1-9/+7
2021-05-25arm64: __flush_dcache_area to take end parameter instead of sizeFuad Tabba1-5/+4
2021-05-25arm64: dcache_by_line_op to take end parameter instead of sizeFuad Tabba1-1/+6
2021-05-25arm64: __inval_dcache_area to take end parameter instead of sizeFuad Tabba1-7/+9
2021-05-25arm64: Fix comments to refer to correct function __flush_icache_rangeFuad Tabba1-1/+1
2021-05-25arm64: Do not enable uaccess for invalidate_icache_rangeFuad Tabba1-10/+1
2021-05-25arm64: Do not enable uaccess for flush_icache_rangeFuad Tabba1-23/+34
2020-01-08arm64: mm: Use modern annotations for assembly functionsMark Brown1-26/+26
2019-06-19treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 234Thomas Gleixner1-12/+1
2018-12-10arm64: Fix minor issues with the dcache_by_line_op macroWill Deacon1-0/+3
2018-07-05arm64: IPI each CPU after invalidating the I-cache for kernel mappingsWill Deacon1-2/+2
2018-03-09arm64: Add support for new control bits CTR_EL0.DIC and CTR_EL0.IDCShanker Donthineni1-1/+20
2018-01-17arm64: mm: Add additional parameter to uaccess_ttbr0_disableChristoffer Dall1-2/+2
2018-01-09arm64: mm: Add additional parameter to uaccess_ttbr0_enableChristoffer Dall1-2/+2
2018-01-08arm64: KVM: Add invalidate_icache_range helperMarc Zyngier1-10/+22
2017-08-09arm64: Implement pmem API supportRobin Murphy1-0/+14
2017-08-09arm64: Convert __inval_cache_range() to area-basedRobin Murphy1-9/+14
2016-12-26arm64: don't pull uaccess.h into *.SAl Viro1-1/+1
2016-12-24Replace <asm/uaccess.h> with <linux/uaccess.h> globallyLinus Torvalds1-1/+1
2016-11-21arm64: Disable TTBR0_EL1 during normal kernel executionCatalin Marinas1-1/+5
2016-08-22arm64: mm: convert __dma_* routines to use start, sizeKwangwoo Lee1-43/+39
2016-07-01arm64: fix "dc cvau" cache operation on errata-affected coreAndre Przywara1-1/+1
2016-04-28arm64: Fold proc-macros.S into assembler.hGeoff Levand1-2/+0
2015-12-17arm64: Use PoU cache instr for I/D coherencyAshok Kumar1-11/+17
2015-10-12arm64: use ENDPIPROC() to annotate position independent assembler routinesArd Biesheuvel1-5/+5
2015-07-27arm64: mm: Adopt new alternative assembler macrosDaniel Thompson1-1/+6
2015-06-05arm64: alternative: Merge alternative-asm.h into alternative.hMarc Zyngier1-1/+1
2015-05-19arm64: kill flush_cache_all()Mark Rutland1-73/+0
2014-12-01arm64: compat: align cacheflush syscall with arch/armVladimir Murzin1-1/+5
2014-11-25arm64: add Cortex-A53 cache errata workaroundAndre Przywara1-1/+3
2014-05-09arm64: mm: use inner-shareable barriers for inner-shareable maintenanceWill Deacon1-3/+3
2014-04-08arm64: Fix DMA range invalidation for cache line unaligned buffersCatalin Marinas1-4/+11
2014-04-05arm64: Relax the kernel cache requirements for bootCatalin Marinas1-0/+9
2014-03-04arm64: remove unnecessary cache flush at bootMark Rutland1-1/+1
2014-02-27arm64: Implement coherent DMA API based on swiotlbCatalin Marinas1-0/+78
2014-01-22arm64: mm: fix the function name in comment of __flush_dcache_areaJingoo Han1-1/+1
2013-05-14arm64: mm: Fix operands of clz in __flush_dcache_allSukanto Ghosh1-1/+1
2012-09-17arm64: Cache maintenance routinesCatalin Marinas1-0/+168
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-05 09:00:53 +0000