summaryrefslogtreecommitdiffstats
path: root/arch/arm/mm/proc-v7.S
AgeCommit message (Expand)AuthorFilesLines
2008-11-27Merge branch 'for-rmk' of git://linux-arm.org/linux-2.6 into develRussell King1-3/+16
2008-11-10Modern processors may need to drain the WB before WFICatalin Marinas1-0/+1
2008-11-06[ARM] mm: fix page table initializationRussell King1-6/+6
2008-11-06ARMv7: Add SMP initialisation to proc-v7.SJon Callan1-2/+15
2008-11-06ARMv7: Do not set TTBR0 in __v7_setupCatalin Marinas1-1/+0
2008-10-22[ARM] 5318/1: Swap the PRRR and NMRR values in proc-v7.SCatalin Marinas1-2/+2
2008-10-09Merge branch 'ptebits' into develRussell King1-17/+12
2008-10-03[ARM] 5229/3: Replace some ARMv7 opcodes with the instruction nameCatalin Marinas1-1/+1
2008-10-01[ARM] Don't include asm/elf.h in asm codeRussell King1-1/+1
2008-10-01[ARM] Convert ARMv7 to use TEX remappingRussell King1-4/+33
2008-10-01[ARM] Convert ARMv6 and ARMv7 to use new memory typesRussell King1-1/+3
2008-10-01[ARM] Convert set_pte_ext implementions to macrosRussell King1-37/+1
2008-09-01[ARM] 5227/1: Add the ENDPROC declarations to the .S filesCatalin Marinas1-0/+8
2008-04-24[ARM] fix 48d7927bdf071d05cf5d15b816cf06b0937cb84fCatalin Marinas1-1/+1
2008-04-18Add a prefetch abort handlerPaul Brook1-0/+1
2007-07-20[ARM] 4503/1: nommu: Add noMMU support for ARMv7Catalin Marinas1-11/+14
2007-07-20[ARM] 4498/1: ARMv7: Remove the L2 cache configuration via the aux ctrl registerCatalin Marinas1-10/+0
2007-05-30[ARM] 4394/1: ARMv7: Add the TLB range operationsCatalin Marinas1-1/+1
2007-05-08[ARM] armv7: add support for ARMv7 cores.Catalin Marinas1-0/+262
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-22 01:49:37 +0000