index
:
linux
WIP-syscall
master
mmu_gather-race-fix
n900-dt
n900-dt-with-ssi
n900-dts-twl5030
n900-modem-rework
n900-omapdrm
next
proc-cmdline
sc18is600
ssi
ssi-cleaned
ssi-cleaned-dt
ssi-cleaned-dt2
ssi-cleaned-dt3
tty-splice
twl4030-madc-cleanup
Linux Kernel (branches are rebased on master from time to time)
Linus Torvalds
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
arch
/
arm
/
mach-tegra
/
tegra30_clocks.c
Age
Commit message (
Expand
)
Author
Files
Lines
2013-01-28
ARM: tegra: remove legacy clock code
Prashant Gaikwad
1
-2506
/
+0
2013-01-28
ARM: tegra: move tegra_cpu_car.h to linux/clk/tegra.h
Prashant Gaikwad
1
-1
/
+1
2012-12-17
Merge tag 'tegra-for-3.8-fixes-for-rc1' of git://git.kernel.org/pub/scm/linux...
Olof Johansson
1
-3
/
+1
2012-11-26
ARM: tegra: fix comment in dsib clk set_parent
Sivaram Nair
1
-3
/
+1
2012-11-15
ARM: tegra30: clocks: add CPU low-power function into tegra_cpu_car_ops
Joseph Lo
1
-0
/
+108
2012-11-05
ARM: tegra30: clocks: add AHB and APB clocks
Joseph Lo
1
-0
/
+106
2012-11-05
ARM: tegra: move iomap.h to mach-tegra
Stephen Warren
1
-2
/
+1
2012-10-16
ARM: tegra30: clk: Fix output_rate overflow
Mark Zhang
1
-1
/
+1
2012-09-13
ARM: tegra: introduce tegra_cpu_car_ops structures
Joseph Lo
1
-0
/
+72
2012-09-07
ARM: tegra: Fix data type for io address
Prashant Gaikwad
1
-6
/
+6
2012-09-06
ARM: tegra: clocks: separate tegra_clk_32k_ops from Tegra20 and Tegra30
Joseph Lo
1
-1
/
+1
2012-09-06
ARM: tegra: Port tegra to generic clock framework
Prashant Gaikwad
1
-551
/
+781
2012-09-06
ARM: tegra30: Separate out clk ops and clk data
Prashant Gaikwad
1
-1133
/
+22
2012-07-02
ARM: tegra: Provide clock for only one PWM controller
Thierry Reding
1
-5
/
+1
2012-06-26
ARM: tegra: dma: rename driver name for clock to "tegra-apbdma"
Laxman Dewangan
1
-1
/
+1
2012-06-25
ARM: tegra: Remove second instance of uart clk
Prashant Gaikwad
1
-10
/
+10
2012-04-25
ARM: tegra: provide clock aliases for AHUB configlink
Stephen Warren
1
-0
/
+9
2012-02-06
ARM: tegra: implement basic tegra30 clock framework
Peter De Schrijver
1
-0
/
+3099