summaryrefslogtreecommitdiffstats
path: root/arch/arm/include/asm/hardware/cache-l2x0.h
AgeCommit message (Expand)AuthorFilesLines
2014-05-30ARM: l2c: trial at enabling some Cortex-A9 optimisationsRussell King1-0/+8
2014-05-30ARM: l2c: kill L2X0_AUX_CTRL_MASK before anyone else makes use of thisRussell King1-1/+0
2014-05-30ARM: l2c: fix register namingRussell King1-25/+48
2014-05-30ARM: l2c: add and use L2C revision constantsRussell King1-6/+16
2013-12-29ARM: 7922/1: l2x0: add Marvell Tauros3 supportSebastian Hesselbarth1-0/+1
2012-11-06ARM: 7547/4: cache-l2x0: add support for Aurora L2 cache ctrlGregory CLEMENT1-0/+4
2012-10-18ARM: 7546/1: cache-l2x0: add an optional register to save/restoreGregory CLEMENT1-0/+1
2012-01-20ARM: cache-l2x0.c: consistently use u32Russell King1-3/+3
2011-11-12ARM: 7156/1: l2x0: fix compile error on !CONFIG_USE_OFOlof Johansson1-0/+2
2011-10-31ARM: l2x0: add empty l2x0_of_initRob Herring1-1/+8
2011-10-17ARM: 7114/1: cache-l2x0: add resume entry for l2 in secure modeBarry Song1-0/+25
2011-10-17ARM: 7009/1: l2x0: Add OF based initializationRob Herring1-0/+17
2011-09-07ARM: 7080/1: l2x0: make sure I&D are not locked down on initLinus Walleij1-2/+7
2011-08-15ARM: 7014/1: cache-l2x0: Fix L2 Cache size calculation.Srinivas Kandagatla1-1/+1
2011-02-19ARM: 6741/1: errata: pl310 cache sync operation may be faultySrinidhi Kasagar1-0/+1
2010-12-18ARM: l2x0: Add aux control register bitfieldsSantosh Shilimkar1-1/+11
2010-10-28Merge branch 'l2x0-pull-rmk' of git://dev.omapzoom.org/pub/scm/santosh/kernel...Russell King1-3/+6
2010-10-26ARM: l2x0: Determine the cache sizeSantosh Shilimkar1-0/+1
2010-10-26ARM: l2x0: Fix coding-style in the cache-l2x0.hSantosh Shilimkar1-3/+5
2010-10-25ARM: Add L2X0 PREFETCH and POWER control registerKyungmin Park1-0/+4
2010-05-15ARM: 6094/1: Extend cache-l2x0 to support the 16-way PL310Jason McMullan1-0/+3
2009-05-30RealView: Add support for the RealView/PBX platformColin Tuckley1-0/+2
2008-08-02[ARM] move include/asm-arm to arch/arm/include/asmRussell King1-0/+56