summaryrefslogtreecommitdiffstats
path: root/arch/arm/boot/dts/integratorap.dts
AgeCommit message (Expand)AuthorFilesLines
2020-04-28ARM: dts: Add devicetree for Integrator/AP with IM-PD1Linus Walleij1-4/+49
2020-03-04ARM: dts: integratorap: Remove top level dma-rangesRob Herring1-1/+0
2017-11-16Merge tag 'armsoc-dt' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/ar...Linus Torvalds1-10/+15
2017-11-02License cleanup: add SPDX GPL-2.0 license identifier to files with no licenseGreg Kroah-Hartman1-0/+1
2017-09-27ARM: dts: Update Integrator/AP PCI v3 compatibleLinus Walleij1-1/+1
2017-09-27ARM: dts: integratorap: Fix PCI windowsLinus Walleij1-9/+13
2017-09-27ARM: dts: add the PCI clock to the device treeLinus Walleij1-0/+1
2016-11-18ARM: dts: Add Integrator/AP cpus node and operating pointsLinus Walleij1-0/+35
2016-09-14Merge tag 'integrator-armsoc-1' of git://git.kernel.org/pub/scm/linux/kernel/...Arnd Bergmann1-1/+50
2016-08-31ARM: dts: Add the core module clocks to Integrator/APLinus Walleij1-1/+28
2016-08-31ARM: dts: add the Integrator/AP baseboard clocksLinus Walleij1-0/+21
2016-08-31ARM: dts: set the 24MHz xtal as parent of the UART clockLinus Walleij1-0/+1
2016-08-10ARM: dts: add syscon compatible string for AP sysconLinus Walleij1-1/+1
2014-06-27ARM: integrator: get rid of <mach/memory.h>Linus Walleij1-0/+1
2014-02-13ARM: integrator: define clocks in the device treesLinus Walleij1-0/+35
2013-10-16ARM: integrator: core module registers from compatible stringsLinus Walleij1-1/+1
2013-10-16ARM: integrator: get the LM interrupts from DTLinus Walleij1-0/+3
2013-06-27ARM: integrator: set local side PCI addresses rightLinus Walleij1-3/+3
2013-06-15ARM: integrator: basic PCIv3 device tree supportLinus Walleij1-0/+41
2012-11-16ARM: integrator: hook the AP into the SoC busLinus Walleij1-0/+5
2012-09-17ARM: 7518/1: integrator: convert AMBA devices to device treeLinus Walleij1-0/+32
2012-09-17ARM: 7517/1: integrator: initial device tree supportLinus Walleij1-0/+36
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-20 09:37:26 +0000