index
:
linux
WIP-syscall
master
mmu_gather-race-fix
n900-dt
n900-dt-with-ssi
n900-dts-twl5030
n900-modem-rework
n900-omapdrm
next
proc-cmdline
sc18is600
ssi
ssi-cleaned
ssi-cleaned-dt
ssi-cleaned-dt2
ssi-cleaned-dt3
tty-splice
twl4030-madc-cleanup
Linux Kernel (branches are rebased on master from time to time)
Linus Torvalds
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
Documentation
/
ABI
/
testing
/
sysfs-bus-cxl
Age
Commit message (
Expand
)
Author
Files
Lines
2022-07-25
cxl/hdm: Commit decoder state to hardware
Dan Williams
1
-0
/
+16
2022-07-25
cxl/region: Enable the assignment of endpoint decoders to regions
Dan Williams
1
-0
/
+19
2022-07-25
cxl/region: Allocate HPA capacity to regions
Dan Williams
1
-0
/
+29
2022-07-25
cxl/region: Add interleave geometry attributes
Ben Widawsky
1
-0
/
+21
2022-07-25
cxl/region: Add a 'uuid' attribute
Ben Widawsky
1
-0
/
+10
2022-07-21
cxl/region: Add region creation support
Ben Widawsky
1
-0
/
+25
2022-07-21
cxl/hdm: Add sysfs attributes for interleave ways + granularity
Ben Widawsky
1
-0
/
+27
2022-07-21
cxl/hdm: Add support for allocating DPA to an endpoint decoder
Dan Williams
1
-1
/
+36
2022-07-21
cxl/hdm: Add 'mode' attribute to decoder objects
Dan Williams
1
-0
/
+16
2022-07-19
Documentation/cxl: Use a double line break between entries
Dan Williams
1
-0
/
+16
2022-07-19
cxl/port: Read CDAT table
Ira Weiny
1
-0
/
+10
2022-07-09
cxl/Documentation: List attribute permissions
Dan Williams
1
-40
/
+41
2022-02-08
cxl/mem: Add the cxl_mem driver
Ben Widawsky
1
-0
/
+9
2022-02-08
cxl/memdev: Add numa_node attribute
Dan Williams
1
-0
/
+9
2022-02-08
cxl/pci: Emit device serial number
Dan Williams
1
-0
/
+9
2022-02-08
cxl/core: Emit modalias for CXL devices
Dan Williams
1
-0
/
+9
2021-06-09
cxl/acpi: Introduce cxl_decoder objects
Dan Williams
1
-0
/
+70
2021-06-09
cxl/acpi: Add downstream port data to cxl_port instances
Dan Williams
1
-0
/
+13
2021-06-09
cxl/acpi: Introduce the root of a cxl_port topology
Dan Williams
1
-0
/
+20
2021-02-16
cxl/mem: Register CXL memX devices
Dan Williams
1
-0
/
+26