diff options
author | Colin Xu <colin.xu@intel.com> | 2020-10-12 12:52:31 +0800 |
---|---|---|
committer | Zhenyu Wang <zhenyuw@linux.intel.com> | 2020-10-19 16:54:11 +0800 |
commit | 8fe105679765700378eb328495fcfe1566cdbbd0 (patch) | |
tree | 986b55bc0f17d2903533f1dfdf0dea6830759a66 /ipc/sem.c | |
parent | 97f9ca383dca6f4b425fb3c4709405fb8272a15f (diff) | |
download | linux-8fe105679765700378eb328495fcfe1566cdbbd0.tar.bz2 |
drm/i915/gvt: Set SNOOP for PAT3 on BXT/APL to workaround GPU BB hang
If guest fills non-priv bb on ApolloLake/Broxton as Mesa i965 does in:
717e7539124d (i965: Use a WC map and memcpy for the batch instead of pw-)
Due to the missing flush of bb filled by VM vCPU, host GPU hangs on
executing these MI_BATCH_BUFFER.
Temporarily workaround this by setting SNOOP bit for PAT3 used by PPGTT
PML4 PTE: PAT(0) PCD(1) PWT(1).
The performance is still expected to be low, will need further improvement.
Acked-by: Zhenyu Wang <zhenyuw@linux.intel.com>
Signed-off-by: Colin Xu <colin.xu@intel.com>
Signed-off-by: Zhenyu Wang <zhenyuw@linux.intel.com>
Link: http://patchwork.freedesktop.org/patch/msgid/20201012045231.226748-1-colin.xu@intel.com
Diffstat (limited to 'ipc/sem.c')
0 files changed, 0 insertions, 0 deletions