diff options
author | Manu Gautam <mgautam@codeaurora.org> | 2018-10-16 12:52:07 +0530 |
---|---|---|
committer | Kishon Vijay Abraham I <kishon@ti.com> | 2018-11-21 13:13:58 +0530 |
commit | c88520db18ba0b9a41326c3b8680e7c09eb4c381 (patch) | |
tree | f915b673d927ffbf63c897a99bd719749e9ac13c /drivers/phy/qualcomm/phy-qcom-qusb2.c | |
parent | 6e34d358b24ffc40764eb3681164c79091765429 (diff) | |
download | linux-c88520db18ba0b9a41326c3b8680e7c09eb4c381.tar.bz2 |
phy: qcom-qusb2: Fix HSTX_TRIM tuning with fused value for SDM845
Tune1 register on sdm845 is used to update HSTX_TRIM with fused
setting. Enable same by specifying update_tune1_with_efuse flag
for sdm845, otherwise driver ends up programming tune2 register.
Fixes: ef17f6e212ca ("phy: qcom-qusb2: Add QUSB2 PHYs support for sdm845")
Signed-off-by: Manu Gautam <mgautam@codeaurora.org>
Reviewed-by: Douglas Anderson <dianders@chromium.org>
Reviewed-by: Stephen Boyd <swboyd@chromium.org>
Acked-by: Vivek Gautam <vivek.gautam@codeaurora.org>
Signed-off-by: Kishon Vijay Abraham I <kishon@ti.com>
Diffstat (limited to 'drivers/phy/qualcomm/phy-qcom-qusb2.c')
-rw-r--r-- | drivers/phy/qualcomm/phy-qcom-qusb2.c | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/drivers/phy/qualcomm/phy-qcom-qusb2.c b/drivers/phy/qualcomm/phy-qcom-qusb2.c index a710118b00a8..6d4b44b569bc 100644 --- a/drivers/phy/qualcomm/phy-qcom-qusb2.c +++ b/drivers/phy/qualcomm/phy-qcom-qusb2.c @@ -231,6 +231,7 @@ static const struct qusb2_phy_cfg sdm845_phy_cfg = { .mask_core_ready = CORE_READY_STATUS, .has_pll_override = true, .autoresume_en = BIT(0), + .update_tune1_with_efuse = true, }; static const char * const qusb2_phy_vreg_names[] = { |