summaryrefslogtreecommitdiffstats
path: root/drivers/phy/cadence/Makefile
diff options
context:
space:
mode:
authorAlan Douglas <adouglas@cadence.com>2018-11-12 16:42:16 +0000
committerKishon Vijay Abraham I <kishon@ti.com>2018-12-12 10:01:38 +0530
commit44d30d622821d3bf7fa74b62e2ea62bde314ec1b (patch)
treeea4260171a4b59ff2ac69551a6a270acb66ecd8d /drivers/phy/cadence/Makefile
parentcb96a690724e105f149b27a88d66669c53b01625 (diff)
downloadlinux-44d30d622821d3bf7fa74b62e2ea62bde314ec1b.tar.bz2
phy: cadence: Add driver for Sierra PHY
Add a Sierra PHY driver with PCIe and USB support. The PHY has multiple lanes, which can be configured into groups, and a generic PHY device is created for each group. There are two resets controlling the overall PHY block, one to enable the APB interface for programming registers, and another to enable the PHY itself. Additionally there are resets for each PHY lane. The PHY can be configured in hardware to read register settings from ROM, or they can be written by the driver. The sequence of operation on startup is to enable the APB bus, write the PHY registers (if required) for each lane group, and then enable the PHY. Each group of lanes can then be individually controlled using the power_on()/ power_off() function for that generic PHY Signed-off-by: Alan Douglas <adouglas@cadence.com> Signed-off-by: Kishon Vijay Abraham I <kishon@ti.com>
Diffstat (limited to 'drivers/phy/cadence/Makefile')
-rw-r--r--drivers/phy/cadence/Makefile1
1 files changed, 1 insertions, 0 deletions
diff --git a/drivers/phy/cadence/Makefile b/drivers/phy/cadence/Makefile
index e5b0a11cf28a..412349af0492 100644
--- a/drivers/phy/cadence/Makefile
+++ b/drivers/phy/cadence/Makefile
@@ -1 +1,2 @@
obj-$(CONFIG_PHY_CADENCE_DP) += phy-cadence-dp.o
+obj-$(CONFIG_PHY_CADENCE_SIERRA) += phy-cadence-sierra.o