diff options
| author | Shaokun Zhang <zhangshaokun@hisilicon.com> | 2017-10-19 19:05:18 +0800 |
|---|---|---|
| committer | Will Deacon <will.deacon@arm.com> | 2017-10-19 17:06:34 +0100 |
| commit | 2940bc4333707a05e69b3ffd737bda0dc0c3004f (patch) | |
| tree | a9a9bca2aac6ebc0f875e85ecd85c89620cdf134 /drivers/perf/hisilicon/Makefile | |
| parent | 6ce4ef94195da926245b58311119ed9d52428fdc (diff) | |
| download | linux-2940bc4333707a05e69b3ffd737bda0dc0c3004f.tar.bz2 | |
perf: hisi: Add support for HiSilicon SoC L3C PMU driver
This patch adds support for L3C PMU driver in HiSilicon SoC chip, Each
L3C has own control, counter and interrupt registers and is an separate
PMU. For each L3C PMU, it has 8-programable counters and each counter
is free-running. Interrupt is supported to handle counter (48-bits)
overflow.
Acked-by: Mark Rutland <mark.rutland@arm.com>
Reviewed-by: Jonathan Cameron <Jonathan.Cameron@huawei.com>
Signed-off-by: Shaokun Zhang <zhangshaokun@hisilicon.com>
Signed-off-by: Anurup M <anurup.m@huawei.com>
Signed-off-by: Will Deacon <will.deacon@arm.com>
Diffstat (limited to 'drivers/perf/hisilicon/Makefile')
| -rw-r--r-- | drivers/perf/hisilicon/Makefile | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/drivers/perf/hisilicon/Makefile b/drivers/perf/hisilicon/Makefile index 2783bb31e72b..4a3d3e6002a6 100644 --- a/drivers/perf/hisilicon/Makefile +++ b/drivers/perf/hisilicon/Makefile @@ -1 +1 @@ -obj-$(CONFIG_HISI_PMU) += hisi_uncore_pmu.o +obj-$(CONFIG_HISI_PMU) += hisi_uncore_pmu.o hisi_uncore_l3c_pmu.o |