summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/display/intel_cdclk.c
diff options
context:
space:
mode:
authorMatt Roper <matthew.d.roper@intel.com>2019-08-26 15:55:40 -0700
committerMatt Roper <matthew.d.roper@intel.com>2019-08-30 15:43:32 -0700
commit3d1da92baffe69cf847699ceccf4297356da58fa (patch)
tree18ff8406ef6005b89c6b76e217114c8932da930e /drivers/gpu/drm/i915/display/intel_cdclk.c
parent385ba629aa1cdca5373c1fdbf6693ade5062ad27 (diff)
downloadlinux-3d1da92baffe69cf847699ceccf4297356da58fa.tar.bz2
drm/i915: Add 324mhz and 326.4mhz cdclks for gen11+
The bspec was recently updated with these new cdclk values for ICL, EHL, and TGL. Bspec: 20598 Bspec: 49201 Cc: José Roberto de Souza <jose.souza@intel.com> Cc: Lucas De Marchi <lucas.demarchi@intel.com> Signed-off-by: Matt Roper <matthew.d.roper@intel.com> Reviewed-by: José Roberto de Souza <jose.souza@intel.com> Link: https://patchwork.freedesktop.org/patch/msgid/20190826225540.11987-3-matthew.d.roper@intel.com
Diffstat (limited to 'drivers/gpu/drm/i915/display/intel_cdclk.c')
-rw-r--r--drivers/gpu/drm/i915/display/intel_cdclk.c8
1 files changed, 6 insertions, 2 deletions
diff --git a/drivers/gpu/drm/i915/display/intel_cdclk.c b/drivers/gpu/drm/i915/display/intel_cdclk.c
index 58ba42dcf23f..76f11d465e91 100644
--- a/drivers/gpu/drm/i915/display/intel_cdclk.c
+++ b/drivers/gpu/drm/i915/display/intel_cdclk.c
@@ -1761,8 +1761,10 @@ sanitize:
static int icl_calc_cdclk(int min_cdclk, unsigned int ref)
{
- static const int ranges_24[] = { 180000, 192000, 312000, 552000, 648000 };
- static const int ranges_19_38[] = { 172800, 192000, 307200, 556800, 652800 };
+ static const int ranges_24[] = { 180000, 192000, 312000, 324000,
+ 552000, 648000 };
+ static const int ranges_19_38[] = { 172800, 192000, 307200, 326400,
+ 556800, 652800 };
const int *ranges;
int len, i;
@@ -1803,6 +1805,7 @@ static int icl_calc_cdclk_pll_vco(struct drm_i915_private *dev_priv, int cdclk)
/* fall through */
case 172800:
case 307200:
+ case 326400:
case 556800:
case 652800:
WARN_ON(dev_priv->cdclk.hw.ref != 19200 &&
@@ -1810,6 +1813,7 @@ static int icl_calc_cdclk_pll_vco(struct drm_i915_private *dev_priv, int cdclk)
break;
case 180000:
case 312000:
+ case 324000:
case 552000:
case 648000:
WARN_ON(dev_priv->cdclk.hw.ref != 24000);