summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/exynos/regs-gsc.h
diff options
context:
space:
mode:
authorMarek Szyprowski <m.szyprowski@samsung.com>2018-06-07 13:06:13 +0200
committerInki Dae <inki.dae@samsung.com>2018-06-29 18:02:57 +0900
commitdd209ef809080ced903e7747ee3ef640c923a1d2 (patch)
tree6b086d8a7b0d1ecac86ac99e49a846fe2d2ca7c3 /drivers/gpu/drm/exynos/regs-gsc.h
parent4cc11a5f53049c8a2b02763a53ecd42371355c10 (diff)
downloadlinux-dd209ef809080ced903e7747ee3ef640c923a1d2.tar.bz2
drm/exynos: gsc: Fix support for NV16/61, YUV420/YVU420 and YUV422 modes
Fix following issues related to planar YUV pixel format configuration: - NV16/61 modes were incorrectly programmed as NV12/21, - YVU420 was programmed as YUV420 on source, - YVU420 and YUV422 were programmed as YUV420 on output. Signed-off-by: Marek Szyprowski <m.szyprowski@samsung.com> Signed-off-by: Inki Dae <inki.dae@samsung.com>
Diffstat (limited to 'drivers/gpu/drm/exynos/regs-gsc.h')
-rw-r--r--drivers/gpu/drm/exynos/regs-gsc.h1
1 files changed, 1 insertions, 0 deletions
diff --git a/drivers/gpu/drm/exynos/regs-gsc.h b/drivers/gpu/drm/exynos/regs-gsc.h
index 4704a993cbb7..16b39734115c 100644
--- a/drivers/gpu/drm/exynos/regs-gsc.h
+++ b/drivers/gpu/drm/exynos/regs-gsc.h
@@ -138,6 +138,7 @@
#define GSC_OUT_YUV420_3P (3 << 4)
#define GSC_OUT_YUV422_1P (4 << 4)
#define GSC_OUT_YUV422_2P (5 << 4)
+#define GSC_OUT_YUV422_3P (6 << 4)
#define GSC_OUT_YUV444 (7 << 4)
#define GSC_OUT_TILE_TYPE_MASK (1 << 2)
#define GSC_OUT_TILE_C_16x8 (0 << 2)