diff options
| author | Chanwoo Choi <cw00.choi@samsung.com> | 2015-07-24 12:55:21 +0900 |
|---|---|---|
| committer | Kukjin Kim <kgene@kernel.org> | 2015-08-14 02:06:09 +0900 |
| commit | 48816affd931c44045913873dff21693cd7fc948 (patch) | |
| tree | 703f4d55c596e5ad1c5b3709a5218c365700ea50 /arch | |
| parent | 846c53009170bae6cfe0b75eb793c6966d2c0f83 (diff) | |
| download | linux-48816affd931c44045913873dff21693cd7fc948.tar.bz2 | |
ARM: dts: Add CPU OPP and regulator supply property for exynos3250
This patch add CPU operating points which include CPU frequency and
regulator voltage to use generic cpufreq drivers.
Signed-off-by: Chanwoo Choi <cw00.choi@samsung.com>
Acked-by: Kyungmin Park <kyungmin.park@samsung.com>
Reviewed-by: Krzysztof Kozlowski <k.kozlowski@samsung.com>
Reviewed-by: Bartlomiej Zolnierkiewicz <b.zolnierkie@samsung.com>
Signed-off-by: Kukjin Kim <kgene@kernel.org>
Diffstat (limited to 'arch')
| -rw-r--r-- | arch/arm/boot/dts/exynos3250-monk.dts | 4 | ||||
| -rw-r--r-- | arch/arm/boot/dts/exynos3250-rinato.dts | 4 | ||||
| -rw-r--r-- | arch/arm/boot/dts/exynos3250.dtsi | 15 |
3 files changed, 23 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/exynos3250-monk.dts b/arch/arm/boot/dts/exynos3250-monk.dts index a5863acc5fff..7863265d4868 100644 --- a/arch/arm/boot/dts/exynos3250-monk.dts +++ b/arch/arm/boot/dts/exynos3250-monk.dts @@ -141,6 +141,10 @@ }; }; +&cpu0 { + cpu0-supply = <&buck2_reg>; +}; + &exynos_usbphy { status = "okay"; }; diff --git a/arch/arm/boot/dts/exynos3250-rinato.dts b/arch/arm/boot/dts/exynos3250-rinato.dts index 031853b75528..ddd7ac283045 100644 --- a/arch/arm/boot/dts/exynos3250-rinato.dts +++ b/arch/arm/boot/dts/exynos3250-rinato.dts @@ -132,6 +132,10 @@ }; }; +&cpu0 { + cpu0-supply = <&buck2_reg>; +}; + &exynos_usbphy { status = "okay"; }; diff --git a/arch/arm/boot/dts/exynos3250.dtsi b/arch/arm/boot/dts/exynos3250.dtsi index 2db99433e17f..9e58a2322a2d 100644 --- a/arch/arm/boot/dts/exynos3250.dtsi +++ b/arch/arm/boot/dts/exynos3250.dtsi @@ -53,6 +53,21 @@ compatible = "arm,cortex-a7"; reg = <0>; clock-frequency = <1000000000>; + clocks = <&cmu CLK_ARM_CLK>; + clock-names = "cpu"; + + operating-points = < + 1000000 1150000 + 900000 1112500 + 800000 1075000 + 700000 1037500 + 600000 1000000 + 500000 962500 + 400000 925000 + 300000 887500 + 200000 850000 + 100000 850000 + >; }; cpu1: cpu@1 { |