diff options
| author | Zong Li <zong.li@sifive.com> | 2019-10-28 00:42:47 -0700 |
|---|---|---|
| committer | Paul Walmsley <paul.walmsley@sifive.com> | 2019-11-12 12:04:52 -0800 |
| commit | 6b57ba8ed48a3ee3d6b53294ccbf02b8cb83c604 (patch) | |
| tree | bc86c2336402e4a3a3af3faa9945bb751e6ba5ac /arch/riscv/include/uapi/asm/hwcap.h | |
| parent | 0fdc636cd95ceeba48b8c171ac338df46b795101 (diff) | |
| download | linux-6b57ba8ed48a3ee3d6b53294ccbf02b8cb83c604.tar.bz2 | |
riscv: clean up the macro format in each header file
There are many different formats in each header now, such as
_ASM_XXX_H, __ASM_XXX_H, _ASM_RISCV_XXX_H, RISCV_XXX_H, etc., This patch
tries to unify the format by using _ASM_RISCV_XXX_H, because the most
header use it now. This patch also adds the conditional to the headers
if they lost it.
Signed-off-by: Zong Li <zong.li@sifive.com>
Signed-off-by: Paul Walmsley <paul.walmsley@sifive.com>
Diffstat (limited to 'arch/riscv/include/uapi/asm/hwcap.h')
| -rw-r--r-- | arch/riscv/include/uapi/asm/hwcap.h | 6 |
1 files changed, 3 insertions, 3 deletions
diff --git a/arch/riscv/include/uapi/asm/hwcap.h b/arch/riscv/include/uapi/asm/hwcap.h index 4e7646077056..dee98ee28318 100644 --- a/arch/riscv/include/uapi/asm/hwcap.h +++ b/arch/riscv/include/uapi/asm/hwcap.h @@ -5,8 +5,8 @@ * Copyright (C) 2012 ARM Ltd. * Copyright (C) 2017 SiFive */ -#ifndef __UAPI_ASM_HWCAP_H -#define __UAPI_ASM_HWCAP_H +#ifndef _UAPI_ASM_RISCV_HWCAP_H +#define _UAPI_ASM_RISCV_HWCAP_H /* * Linux saves the floating-point registers according to the ISA Linux is @@ -22,4 +22,4 @@ #define COMPAT_HWCAP_ISA_D (1 << ('D' - 'A')) #define COMPAT_HWCAP_ISA_C (1 << ('C' - 'A')) -#endif +#endif /* _UAPI_ASM_RISCV_HWCAP_H */ |