diff options
| author | Like Xu <like.xu@linux.intel.com> | 2022-04-11 18:19:39 +0800 |
|---|---|---|
| committer | Paolo Bonzini <pbonzini@redhat.com> | 2022-06-08 04:48:03 -0400 |
| commit | 8183a538cd95f72f11871b35726256ec3bcb9439 (patch) | |
| tree | bde33c5879f0678a88732c711db35f50c33c0c92 /arch/riscv/boot | |
| parent | 6ebe44366bdeaf3059f2b644bbd99824ae824228 (diff) | |
| download | linux-8183a538cd95f72f11871b35726256ec3bcb9439.tar.bz2 | |
KVM: x86/pmu: Add IA32_DS_AREA MSR emulation to support guest DS
When CPUID.01H:EDX.DS[21] is set, the IA32_DS_AREA MSR exists and points
to the linear address of the first byte of the DS buffer management area,
which is used to manage the PEBS records.
When guest PEBS is enabled, the MSR_IA32_DS_AREA MSR will be added to the
perf_guest_switch_msr() and switched during the VMX transitions just like
CORE_PERF_GLOBAL_CTRL MSR. The WRMSR to IA32_DS_AREA MSR brings a #GP(0)
if the source register contains a non-canonical address.
Originally-by: Andi Kleen <ak@linux.intel.com>
Co-developed-by: Kan Liang <kan.liang@linux.intel.com>
Signed-off-by: Kan Liang <kan.liang@linux.intel.com>
Signed-off-by: Like Xu <like.xu@linux.intel.com>
Acked-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Message-Id: <20220411101946.20262-11-likexu@tencent.com>
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
Diffstat (limited to 'arch/riscv/boot')
0 files changed, 0 insertions, 0 deletions