summaryrefslogtreecommitdiffstats
path: root/arch/mips/include/asm/llsc.h
diff options
context:
space:
mode:
authorThomas Bogendoerfer <tsbogend@alpha.franken.de>2020-08-24 18:32:49 +0200
committerThomas Bogendoerfer <tsbogend@alpha.franken.de>2020-09-07 22:24:27 +0200
commit256ec489f1c7726f0db9ffee88ba7cdc317806cd (patch)
treec144af757fa94627e5c0cd765da9e31d02af5f8a /arch/mips/include/asm/llsc.h
parent886ee1363a3ad2b890959f07cffe8d91d995b93a (diff)
downloadlinux-256ec489f1c7726f0db9ffee88ba7cdc317806cd.tar.bz2
MIPS: Convert R10000_LLSC_WAR info a config option
Use a new config option to enabel R1000_LLSC workaound and remove define from different war.h files. Signed-off-by: Thomas Bogendoerfer <tsbogend@alpha.franken.de>
Diffstat (limited to 'arch/mips/include/asm/llsc.h')
-rw-r--r--arch/mips/include/asm/llsc.h2
1 files changed, 1 insertions, 1 deletions
diff --git a/arch/mips/include/asm/llsc.h b/arch/mips/include/asm/llsc.h
index c49738bc3bda..ec09fe5d6d6c 100644
--- a/arch/mips/include/asm/llsc.h
+++ b/arch/mips/include/asm/llsc.h
@@ -28,7 +28,7 @@
* works around a bug present in R10000 CPUs prior to revision 3.0 that could
* cause ll-sc sequences to execute non-atomically.
*/
-#if R10000_LLSC_WAR
+#ifdef CONFIG_WAR_R10000_LLSC
# define __SC_BEQZ "beqzl "
#elif MIPS_ISA_REV >= 6
# define __SC_BEQZ "beqzc "