summaryrefslogtreecommitdiffstats
path: root/arch/mips/ath79/common.h
diff options
context:
space:
mode:
authorAlban Bedel <albeu@free.fr>2015-04-19 14:30:03 +0200
committerRalf Baechle <ralf@linux-mips.org>2015-06-21 21:53:51 +0200
commit24b0e3e84fbf460ea904f4eb85e414e6001c8f37 (patch)
treed36ca7c03e58d5ecd392d5ad05a939add416d04e /arch/mips/ath79/common.h
parent626a0695a6d98338063c528d113d9ee4ba00cd78 (diff)
downloadlinux-24b0e3e84fbf460ea904f4eb85e414e6001c8f37.tar.bz2
MIPS: ath79: Improve the DDR controller interface
The DDR controller need to be used by the IRQ controller to flush the write buffer of some devices before running the IRQ handler. It is also used by the PCI controller to setup the PCI memory windows. The current interface used to access the DDR controller doesn't provides any useful abstraction and simply rely on a shared global pointer. Replace this by a simple API to setup the PCI memory windows and use the write buffer flush independently of the SoC type. That remove the need for the shared global pointer, simplify the IRQ handler code. [ralf@linux-mips.org: Folded in Alban Bedel's follup fix.] Signed-off-by: Alban Bedel <albeu@free.fr> Cc: linux-mips@linux-mips.org Cc: Andrew Bresticker <abrestic@chromium.org> Cc: Qais Yousef <qais.yousef@imgtec.com> Cc: Wolfram Sang <wsa@the-dreams.de> Cc: Sergey Ryazanov <ryazanov.s.a@gmail.com> Cc: Gabor Juhos <juhosg@openwrt.org> Cc: linux-kernel@vger.kernel.org Patchwork: https://patchwork.linux-mips.org/patch/9773/ Patchwork: http://patchwork.linux-mips.org/patch/10543/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
Diffstat (limited to 'arch/mips/ath79/common.h')
-rw-r--r--arch/mips/ath79/common.h1
1 files changed, 1 insertions, 0 deletions
diff --git a/arch/mips/ath79/common.h b/arch/mips/ath79/common.h
index c39de61f9b36..e5ea71277f0c 100644
--- a/arch/mips/ath79/common.h
+++ b/arch/mips/ath79/common.h
@@ -22,6 +22,7 @@
void ath79_clocks_init(void);
unsigned long ath79_get_sys_clk_rate(const char *id);
+void ath79_ddr_ctrl_init(void);
void ath79_ddr_wb_flush(unsigned int reg);
void ath79_gpio_function_enable(u32 mask);