diff options
author | Miquel Raynal <miquel.raynal@bootlin.com> | 2019-06-27 14:52:44 +0200 |
---|---|---|
committer | Stephen Boyd <sboyd@kernel.org> | 2019-10-03 14:00:20 -0700 |
commit | 8511c9de1a31e2dd183573e9a91317e33948fa47 (patch) | |
tree | fb3a1866b7ed010b1cd761bf75184949eba8dc39 /Documentation/devicetree/bindings/clock/armada3700-periph-clock.txt | |
parent | e7ea59b6dc6ddb86dabf88c11cd6748da2313b37 (diff) | |
download | linux-8511c9de1a31e2dd183573e9a91317e33948fa47.tar.bz2 |
dt-bindings: clk: armada3700: fix typo in SoC name
This documentation is about Armada 3700 SoCs.
Signed-off-by: Miquel Raynal <miquel.raynal@bootlin.com>
Reviewed-by: Rob Herring <robh@kernel.org>
Link: https://lkml.kernel.org/r/20190627125245.26788-4-miquel.raynal@bootlin.com
Signed-off-by: Stephen Boyd <sboyd@kernel.org>
Diffstat (limited to 'Documentation/devicetree/bindings/clock/armada3700-periph-clock.txt')
-rw-r--r-- | Documentation/devicetree/bindings/clock/armada3700-periph-clock.txt | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/Documentation/devicetree/bindings/clock/armada3700-periph-clock.txt b/Documentation/devicetree/bindings/clock/armada3700-periph-clock.txt index 1e3370ba189f..85972715e593 100644 --- a/Documentation/devicetree/bindings/clock/armada3700-periph-clock.txt +++ b/Documentation/devicetree/bindings/clock/armada3700-periph-clock.txt @@ -9,7 +9,7 @@ bridge. The peripheral clock consumer should specify the desired clock by having the clock ID in its "clocks" phandle cell. -The following is a list of provided IDs for Armada 370 North bridge clocks: +The following is a list of provided IDs for Armada 3700 North bridge clocks: ID Clock name Description ----------------------------------- 0 mmc MMC controller @@ -30,7 +30,7 @@ ID Clock name Description 15 eip97 EIP 97 16 cpu CPU -The following is a list of provided IDs for Armada 370 South bridge clocks: +The following is a list of provided IDs for Armada 3700 South bridge clocks: ID Clock name Description ----------------------------------- 0 gbe-50 50 MHz parent clock for Gigabit Ethernet |