summaryrefslogtreecommitdiffstats
path: root/.cocciconfig
diff options
context:
space:
mode:
authorJernej Skrabec <jernej.skrabec@siol.net>2018-03-01 22:34:28 +0100
committerMaxime Ripard <maxime.ripard@bootlin.com>2018-03-02 08:42:20 +0100
commit4fd8ae912f9829c4324fa85d945cc0288c218bc5 (patch)
treedd9c4820c96db0d52d146dbd014ed92b770bbea6 /.cocciconfig
parent2d2b61c13a4b39c8ba6b9c1daa79d5891689864e (diff)
downloadlinux-4fd8ae912f9829c4324fa85d945cc0288c218bc5.tar.bz2
clk: sunxi-ng: h3: h5: Add minimal rate for video PLL
Although user manuals for H3 and H5 SoCs state that minimal rate supported by video PLL is around 30 MHz, it seems that in reality minimal rate is around 192 MHz. Experiments showed that any rate below 96 MHz doesn't produce any video output at all. Even at this frequency, stable output depends on right factors. For example, when N = 4 and M = 1, output is stable and when N = 8 and M = 2, it's not. BSP clock driver suggest that minimum stable frequency is 192 MHz. That would also be in line with A64 SoC, which has similar periphery. Set minimal video PLL rate for H3/H5 to 192 MHz. Signed-off-by: Jernej Skrabec <jernej.skrabec@siol.net> Signed-off-by: Maxime Ripard <maxime.ripard@bootlin.com>
Diffstat (limited to '.cocciconfig')
0 files changed, 0 insertions, 0 deletions