blob: 90cf442452834fd9ba82dd9715c9d128fb008f72 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
|
// SPDX-License-Identifier: GPL-2.0
/*
* Xilinx Video Timing Controller
*
* Copyright (C) 2013-2015 Ideas on Board
* Copyright (C) 2013-2015 Xilinx, Inc.
*
* Contacts: Hyun Kwon <hyun.kwon@xilinx.com>
* Laurent Pinchart <laurent.pinchart@ideasonboard.com>
*/
#ifndef __XILINX_VTC_H__
#define __XILINX_VTC_H__
struct device_node;
struct xvtc_device;
#define XVTC_MAX_HSIZE 8191
#define XVTC_MAX_VSIZE 8191
struct xvtc_config {
unsigned int hblank_start;
unsigned int hsync_start;
unsigned int hsync_end;
unsigned int hsize;
unsigned int vblank_start;
unsigned int vsync_start;
unsigned int vsync_end;
unsigned int vsize;
};
struct xvtc_device *xvtc_of_get(struct device_node *np);
void xvtc_put(struct xvtc_device *xvtc);
int xvtc_generator_start(struct xvtc_device *xvtc,
const struct xvtc_config *config);
int xvtc_generator_stop(struct xvtc_device *xvtc);
#endif /* __XILINX_VTC_H__ */
|
