summaryrefslogtreecommitdiffstats
path: root/arch/arm/mach-omap2/prm-regbits-54xx.h
blob: be31b21aa9c63379ac5cc2f3445629c2cc2c7f0f (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2660
2661
2662
2663
2664
2665
2666
2667
2668
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2679
2680
2681
2682
2683
2684
2685
2686
2687
2688
2689
2690
2691
2692
2693
2694
2695
2696
2697
2698
2699
2700
2701
/*
 * OMAP54xx Power Management register bits
 *
 * Copyright (C) 2013 Texas Instruments Incorporated - http://www.ti.com
 *
 * Paul Walmsley (paul@pwsan.com)
 * Rajendra Nayak (rnayak@ti.com)
 * Benoit Cousson (b-cousson@ti.com)
 *
 * This file is automatically generated from the OMAP hardware databases.
 * We respectfully ask that any modifications to this file be coordinated
 * with the public linux-omap@vger.kernel.org mailing list and the
 * authors above to ensure that the autogeneration scripts are kept
 * up-to-date with the file contents.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef __ARCH_ARM_MACH_OMAP2_PRM_REGBITS_54XX_H
#define __ARCH_ARM_MACH_OMAP2_PRM_REGBITS_54XX_H

/* Used by PRM_SLDO_CORE_SETUP, PRM_SLDO_MM_SETUP, PRM_SLDO_MPU_SETUP */
#define OMAP54XX_ABBOFF_ACT_SHIFT						1
#define OMAP54XX_ABBOFF_ACT_WIDTH						0x1
#define OMAP54XX_ABBOFF_ACT_MASK						(1 << 1)

/* Used by PRM_SLDO_CORE_SETUP, PRM_SLDO_MM_SETUP, PRM_SLDO_MPU_SETUP */
#define OMAP54XX_ABBOFF_SLEEP_SHIFT						2
#define OMAP54XX_ABBOFF_SLEEP_WIDTH						0x1
#define OMAP54XX_ABBOFF_SLEEP_MASK						(1 << 2)

/* Used by PRM_IRQENABLE_IPU, PRM_IRQENABLE_MPU */
#define OMAP54XX_ABB_MM_DONE_EN_SHIFT						31
#define OMAP54XX_ABB_MM_DONE_EN_WIDTH						0x1
#define OMAP54XX_ABB_MM_DONE_EN_MASK						(1 << 31)

/* Used by PRM_IRQSTATUS_IPU, PRM_IRQSTATUS_MPU */
#define OMAP54XX_ABB_MM_DONE_ST_SHIFT						31
#define OMAP54XX_ABB_MM_DONE_ST_WIDTH						0x1
#define OMAP54XX_ABB_MM_DONE_ST_MASK						(1 << 31)

/* Used by PRM_IRQENABLE_MPU_2 */
#define OMAP54XX_ABB_MPU_DONE_EN_SHIFT						7
#define OMAP54XX_ABB_MPU_DONE_EN_WIDTH						0x1
#define OMAP54XX_ABB_MPU_DONE_EN_MASK						(1 << 7)

/* Used by PRM_IRQSTATUS_MPU_2 */
#define OMAP54XX_ABB_MPU_DONE_ST_SHIFT						7
#define OMAP54XX_ABB_MPU_DONE_ST_WIDTH						0x1
#define OMAP54XX_ABB_MPU_DONE_ST_MASK						(1 << 7)

/* Used by PRM_ABBLDO_MM_SETUP, PRM_ABBLDO_MPU_SETUP */
#define OMAP54XX_ACTIVE_FBB_SEL_SHIFT						2
#define OMAP54XX_ACTIVE_FBB_SEL_WIDTH						0x1
#define OMAP54XX_ACTIVE_FBB_SEL_MASK						(1 << 2)

/* Used by PM_ABE_PWRSTCTRL */
#define OMAP54XX_AESSMEM_ONSTATE_SHIFT						16
#define OMAP54XX_AESSMEM_ONSTATE_WIDTH						0x2
#define OMAP54XX_AESSMEM_ONSTATE_MASK						(0x3 << 16)

/* Used by PM_ABE_PWRSTCTRL */
#define OMAP54XX_AESSMEM_RETSTATE_SHIFT						8
#define OMAP54XX_AESSMEM_RETSTATE_WIDTH						0x1
#define OMAP54XX_AESSMEM_RETSTATE_MASK						(1 << 8)

/* Used by PM_ABE_PWRSTST */
#define OMAP54XX_AESSMEM_STATEST_SHIFT						4
#define OMAP54XX_AESSMEM_STATEST_WIDTH						0x2
#define OMAP54XX_AESSMEM_STATEST_MASK						(0x3 << 4)

/* Used by PRM_SLDO_CORE_SETUP, PRM_SLDO_MM_SETUP, PRM_SLDO_MPU_SETUP */
#define OMAP54XX_AIPOFF_SHIFT							8
#define OMAP54XX_AIPOFF_WIDTH							0x1
#define OMAP54XX_AIPOFF_MASK							(1 << 8)

/* Used by PRM_VOLTCTRL */
#define OMAP54XX_AUTO_CTRL_VDD_CORE_L_SHIFT					0
#define OMAP54XX_AUTO_CTRL_VDD_CORE_L_WIDTH					0x2
#define OMAP54XX_AUTO_CTRL_VDD_CORE_L_MASK					(0x3 << 0)

/* Used by PRM_VOLTCTRL */
#define OMAP54XX_AUTO_CTRL_VDD_MM_L_SHIFT					4
#define OMAP54XX_AUTO_CTRL_VDD_MM_L_WIDTH					0x2
#define OMAP54XX_AUTO_CTRL_VDD_MM_L_MASK					(0x3 << 4)

/* Used by PRM_VOLTCTRL */
#define OMAP54XX_AUTO_CTRL_VDD_MPU_L_SHIFT					2
#define OMAP54XX_AUTO_CTRL_VDD_MPU_L_WIDTH					0x2
#define OMAP54XX_AUTO_CTRL_VDD_MPU_L_MASK					(0x3 << 2)

/* Used by PRM_VC_BYPASS_ERRST */
#define OMAP54XX_BYPS_RA_ERR_SHIFT						1
#define OMAP54XX_BYPS_RA_ERR_WIDTH						0x1
#define OMAP54XX_BYPS_RA_ERR_MASK						(1 << 1)

/* Used by PRM_VC_BYPASS_ERRST */
#define OMAP54XX_BYPS_SA_ERR_SHIFT						0
#define OMAP54XX_BYPS_SA_ERR_WIDTH						0x1
#define OMAP54XX_BYPS_SA_ERR_MASK						(1 << 0)

/* Used by PRM_VC_BYPASS_ERRST */
#define OMAP54XX_BYPS_TIMEOUT_ERR_SHIFT						2
#define OMAP54XX_BYPS_TIMEOUT_ERR_WIDTH						0x1
#define OMAP54XX_BYPS_TIMEOUT_ERR_MASK						(1 << 2)

/* Used by PRM_RSTST */
#define OMAP54XX_C2C_RST_SHIFT							10
#define OMAP54XX_C2C_RST_WIDTH							0x1
#define OMAP54XX_C2C_RST_MASK							(1 << 10)

/* Used by PM_CAM_PWRSTCTRL */
#define OMAP54XX_CAM_MEM_ONSTATE_SHIFT						16
#define OMAP54XX_CAM_MEM_ONSTATE_WIDTH						0x2
#define OMAP54XX_CAM_MEM_ONSTATE_MASK						(0x3 << 16)

/* Used by PM_CAM_PWRSTST */
#define OMAP54XX_CAM_MEM_STATEST_SHIFT						4
#define OMAP54XX_CAM_MEM_STATEST_WIDTH						0x2
#define OMAP54XX_CAM_MEM_STATEST_MASK						(0x3 << 4)

/* Used by PRM_CLKREQCTRL */
#define OMAP54XX_CLKREQ_COND_SHIFT						0
#define OMAP54XX_CLKREQ_COND_WIDTH						0x3
#define OMAP54XX_CLKREQ_COND_MASK						(0x7 << 0)

/* Used by PRM_VC_SMPS_CORE_CONFIG */
#define OMAP54XX_CMDRA_VDD_CORE_L_SHIFT						16
#define OMAP54XX_CMDRA_VDD_CORE_L_WIDTH						0x8
#define OMAP54XX_CMDRA_VDD_CORE_L_MASK						(0xff << 16)

/* Used by PRM_VC_SMPS_MM_CONFIG */
#define OMAP54XX_CMDRA_VDD_MM_L_SHIFT						16
#define OMAP54XX_CMDRA_VDD_MM_L_WIDTH						0x8
#define OMAP54XX_CMDRA_VDD_MM_L_MASK						(0xff << 16)

/* Used by PRM_VC_SMPS_MPU_CONFIG */
#define OMAP54XX_CMDRA_VDD_MPU_L_SHIFT						16
#define OMAP54XX_CMDRA_VDD_MPU_L_WIDTH						0x8
#define OMAP54XX_CMDRA_VDD_MPU_L_MASK						(0xff << 16)

/* Used by PRM_VC_SMPS_CORE_CONFIG */
#define OMAP54XX_CMD_VDD_CORE_L_SHIFT						28
#define OMAP54XX_CMD_VDD_CORE_L_WIDTH						0x1
#define OMAP54XX_CMD_VDD_CORE_L_MASK						(1 << 28)

/* Used by PRM_VC_SMPS_MM_CONFIG */
#define OMAP54XX_CMD_VDD_MM_L_SHIFT						28
#define OMAP54XX_CMD_VDD_MM_L_WIDTH						0x1
#define OMAP54XX_CMD_VDD_MM_L_MASK						(1 << 28)

/* Used by PRM_VC_SMPS_MPU_CONFIG */
#define OMAP54XX_CMD_VDD_MPU_L_SHIFT						28
#define OMAP54XX_CMD_VDD_MPU_L_WIDTH						0x1
#define OMAP54XX_CMD_VDD_MPU_L_MASK						(1 << 28)

/* Used by PM_CORE_PWRSTCTRL */
#define OMAP54XX_CORE_OCMRAM_ONSTATE_SHIFT					18
#define OMAP54XX_CORE_OCMRAM_ONSTATE_WIDTH					0x2
#define OMAP54XX_CORE_OCMRAM_ONSTATE_MASK					(0x3 << 18)

/* Used by PM_CORE_PWRSTCTRL */
#define OMAP54XX_CORE_OCMRAM_RETSTATE_SHIFT					9
#define OMAP54XX_CORE_OCMRAM_RETSTATE_WIDTH					0x1
#define OMAP54XX_CORE_OCMRAM_RETSTATE_MASK					(1 << 9)

/* Used by PM_CORE_PWRSTST */
#define OMAP54XX_CORE_OCMRAM_STATEST_SHIFT					6
#define OMAP54XX_CORE_OCMRAM_STATEST_WIDTH					0x2
#define OMAP54XX_CORE_OCMRAM_STATEST_MASK					(0x3 << 6)

/* Used by PM_CORE_PWRSTCTRL */
#define OMAP54XX_CORE_OTHER_BANK_ONSTATE_SHIFT					16
#define OMAP54XX_CORE_OTHER_BANK_ONSTATE_WIDTH					0x2
#define OMAP54XX_CORE_OTHER_BANK_ONSTATE_MASK					(0x3 << 16)

/* Used by PM_CORE_PWRSTCTRL */
#define OMAP54XX_CORE_OTHER_BANK_RETSTATE_SHIFT					8
#define OMAP54XX_CORE_OTHER_BANK_RETSTATE_WIDTH					0x1
#define OMAP54XX_CORE_OTHER_BANK_RETSTATE_MASK					(1 << 8)

/* Used by PM_CORE_PWRSTST */
#define OMAP54XX_CORE_OTHER_BANK_STATEST_SHIFT					4
#define OMAP54XX_CORE_OTHER_BANK_STATEST_WIDTH					0x2
#define OMAP54XX_CORE_OTHER_BANK_STATEST_MASK					(0x3 << 4)

/* Used by REVISION_PRM */
#define OMAP54XX_CUSTOM_SHIFT							6
#define OMAP54XX_CUSTOM_WIDTH							0x2
#define OMAP54XX_CUSTOM_MASK							(0x3 << 6)

/* Used by PRM_VC_VAL_BYPASS */
#define OMAP54XX_DATA_SHIFT							16
#define OMAP54XX_DATA_WIDTH							0x8
#define OMAP54XX_DATA_MASK							(0xff << 16)

/* Used by PRM_DEBUG_CORE_RET_TRANS */
#define OMAP54XX_PRM_DEBUG_OUT_SHIFT						0
#define OMAP54XX_PRM_DEBUG_OUT_WIDTH						0x1c
#define OMAP54XX_PRM_DEBUG_OUT_MASK						(0xfffffff << 0)

/* Renamed from DEBUG_OUT Used by PRM_DEBUG_MM_RET_TRANS */
#define OMAP54XX_DEBUG_OUT_0_9_SHIFT						0
#define OMAP54XX_DEBUG_OUT_0_9_WIDTH						0xa
#define OMAP54XX_DEBUG_OUT_0_9_MASK						(0x3ff << 0)

/* Renamed from DEBUG_OUT Used by PRM_DEBUG_MPU_RET_TRANS */
#define OMAP54XX_DEBUG_OUT_0_6_SHIFT						0
#define OMAP54XX_DEBUG_OUT_0_6_WIDTH						0x7
#define OMAP54XX_DEBUG_OUT_0_6_MASK						(0x7f << 0)

/* Renamed from DEBUG_OUT Used by PRM_DEBUG_OFF_TRANS */
#define OMAP54XX_DEBUG_OUT_0_31_SHIFT						0
#define OMAP54XX_DEBUG_OUT_0_31_WIDTH						0x20
#define OMAP54XX_DEBUG_OUT_0_31_MASK						(0xffffffff << 0)

/* Renamed from DEBUG_OUT Used by PRM_DEBUG_WKUPAON_FD_TRANS */
#define OMAP54XX_DEBUG_OUT_0_11_SHIFT						0
#define OMAP54XX_DEBUG_OUT_0_11_WIDTH						0xc
#define OMAP54XX_DEBUG_OUT_0_11_MASK						(0xfff << 0)

/* Used by PRM_DEVICE_OFF_CTRL */
#define OMAP54XX_DEVICE_OFF_ENABLE_SHIFT					0
#define OMAP54XX_DEVICE_OFF_ENABLE_WIDTH					0x1
#define OMAP54XX_DEVICE_OFF_ENABLE_MASK						(1 << 0)

/* Used by PRM_VC_CFG_I2C_MODE */
#define OMAP54XX_DFILTEREN_SHIFT						6
#define OMAP54XX_DFILTEREN_WIDTH						0x1
#define OMAP54XX_DFILTEREN_MASK							(1 << 6)

/* Used by PRM_IRQENABLE_DSP, PRM_IRQENABLE_IPU, PRM_IRQENABLE_MPU */
#define OMAP54XX_DPLL_ABE_RECAL_EN_SHIFT					4
#define OMAP54XX_DPLL_ABE_RECAL_EN_WIDTH					0x1
#define OMAP54XX_DPLL_ABE_RECAL_EN_MASK						(1 << 4)

/* Used by PRM_IRQSTATUS_DSP, PRM_IRQSTATUS_IPU, PRM_IRQSTATUS_MPU */
#define OMAP54XX_DPLL_ABE_RECAL_ST_SHIFT					4
#define OMAP54XX_DPLL_ABE_RECAL_ST_WIDTH					0x1
#define OMAP54XX_DPLL_ABE_RECAL_ST_MASK						(1 << 4)

/* Used by PRM_IRQENABLE_IPU, PRM_IRQENABLE_MPU */
#define OMAP54XX_DPLL_CORE_RECAL_EN_SHIFT					0
#define OMAP54XX_DPLL_CORE_RECAL_EN_WIDTH					0x1
#define OMAP54XX_DPLL_CORE_RECAL_EN_MASK					(1 << 0)

/* Used by PRM_IRQSTATUS_IPU, PRM_IRQSTATUS_MPU */
#define OMAP54XX_DPLL_CORE_RECAL_ST_SHIFT					0
#define OMAP54XX_DPLL_CORE_RECAL_ST_WIDTH					0x1
#define OMAP54XX_DPLL_CORE_RECAL_ST_MASK					(1 << 0)

/* Used by PRM_IRQENABLE_DSP, PRM_IRQENABLE_IPU, PRM_IRQENABLE_MPU */
#define OMAP54XX_DPLL_IVA_RECAL_EN_SHIFT					2
#define OMAP54XX_DPLL_IVA_RECAL_EN_WIDTH					0x1
#define OMAP54XX_DPLL_IVA_RECAL_EN_MASK						(1 << 2)

/* Used by PRM_IRQSTATUS_DSP, PRM_IRQSTATUS_IPU, PRM_IRQSTATUS_MPU */
#define OMAP54XX_DPLL_IVA_RECAL_ST_SHIFT					2
#define OMAP54XX_DPLL_IVA_RECAL_ST_WIDTH					0x1
#define OMAP54XX_DPLL_IVA_RECAL_ST_MASK						(1 << 2)

/* Used by PRM_IRQENABLE_MPU */
#define OMAP54XX_DPLL_MPU_RECAL_EN_SHIFT					1
#define OMAP54XX_DPLL_MPU_RECAL_EN_WIDTH					0x1
#define OMAP54XX_DPLL_MPU_RECAL_EN_MASK						(1 << 1)

/* Used by PRM_IRQSTATUS_MPU */
#define OMAP54XX_DPLL_MPU_RECAL_ST_SHIFT					1
#define OMAP54XX_DPLL_MPU_RECAL_ST_WIDTH					0x1
#define OMAP54XX_DPLL_MPU_RECAL_ST_MASK						(1 << 1)

/* Used by PRM_IRQENABLE_IPU, PRM_IRQENABLE_MPU */
#define OMAP54XX_DPLL_PER_RECAL_EN_SHIFT					3
#define OMAP54XX_DPLL_PER_RECAL_EN_WIDTH					0x1
#define OMAP54XX_DPLL_PER_RECAL_EN_MASK						(1 << 3)

/* Used by PRM_IRQSTATUS_IPU, PRM_IRQSTATUS_MPU */
#define OMAP54XX_DPLL_PER_RECAL_ST_SHIFT					3
#define OMAP54XX_DPLL_PER_RECAL_ST_WIDTH					0x1
#define OMAP54XX_DPLL_PER_RECAL_ST_MASK						(1 << 3)

/* Used by PM_DSP_PWRSTCTRL */
#define OMAP54XX_DSP_EDMA_ONSTATE_SHIFT						20
#define OMAP54XX_DSP_EDMA_ONSTATE_WIDTH						0x2
#define OMAP54XX_DSP_EDMA_ONSTATE_MASK						(0x3 << 20)

/* Used by PM_DSP_PWRSTCTRL */
#define OMAP54XX_DSP_EDMA_RETSTATE_SHIFT					10
#define OMAP54XX_DSP_EDMA_RETSTATE_WIDTH					0x1
#define OMAP54XX_DSP_EDMA_RETSTATE_MASK						(1 << 10)

/* Used by PM_DSP_PWRSTST */
#define OMAP54XX_DSP_EDMA_STATEST_SHIFT						8
#define OMAP54XX_DSP_EDMA_STATEST_WIDTH						0x2
#define OMAP54XX_DSP_EDMA_STATEST_MASK						(0x3 << 8)

/* Used by PM_DSP_PWRSTCTRL */
#define OMAP54XX_DSP_L1_ONSTATE_SHIFT						16
#define OMAP54XX_DSP_L1_ONSTATE_WIDTH						0x2
#define OMAP54XX_DSP_L1_ONSTATE_MASK						(0x3 << 16)

/* Used by PM_DSP_PWRSTCTRL */
#define OMAP54XX_DSP_L1_RETSTATE_SHIFT						8
#define OMAP54XX_DSP_L1_RETSTATE_WIDTH						0x1
#define OMAP54XX_DSP_L1_RETSTATE_MASK						(1 << 8)

/* Used by PM_DSP_PWRSTST */
#define OMAP54XX_DSP_L1_STATEST_SHIFT						4
#define OMAP54XX_DSP_L1_STATEST_WIDTH						0x2
#define OMAP54XX_DSP_L1_STATEST_MASK						(0x3 << 4)

/* Used by PM_DSP_PWRSTCTRL */
#define OMAP54XX_DSP_L2_ONSTATE_SHIFT						18
#define OMAP54XX_DSP_L2_ONSTATE_WIDTH						0x2
#define OMAP54XX_DSP_L2_ONSTATE_MASK						(0x3 << 18)

/* Used by PM_DSP_PWRSTCTRL */
#define OMAP54XX_DSP_L2_RETSTATE_SHIFT						9
#define OMAP54XX_DSP_L2_RETSTATE_WIDTH						0x1
#define OMAP54XX_DSP_L2_RETSTATE_MASK						(1 << 9)

/* Used by PM_DSP_PWRSTST */
#define OMAP54XX_DSP_L2_STATEST_SHIFT						6
#define OMAP54XX_DSP_L2_STATEST_WIDTH						0x2
#define OMAP54XX_DSP_L2_STATEST_MASK						(0x3 << 6)

/* Used by PM_DSS_PWRSTCTRL */
#define OMAP54XX_DSS_MEM_ONSTATE_SHIFT						16
#define OMAP54XX_DSS_MEM_ONSTATE_WIDTH						0x2
#define OMAP54XX_DSS_MEM_ONSTATE_MASK						(0x3 << 16)

/* Used by PM_DSS_PWRSTCTRL */
#define OMAP54XX_DSS_MEM_RETSTATE_SHIFT						8
#define OMAP54XX_DSS_MEM_RETSTATE_WIDTH						0x1
#define OMAP54XX_DSS_MEM_RETSTATE_MASK						(1 << 8)

/* Used by PM_DSS_PWRSTST */
#define OMAP54XX_DSS_MEM_STATEST_SHIFT						4
#define OMAP54XX_DSS_MEM_STATEST_WIDTH						0x2
#define OMAP54XX_DSS_MEM_STATEST_MASK						(0x3 << 4)

/* Used by PRM_DEVICE_OFF_CTRL */
#define OMAP54XX_EMIF1_OFFWKUP_DISABLE_SHIFT					8
#define OMAP54XX_EMIF1_OFFWKUP_DISABLE_WIDTH					0x1
#define OMAP54XX_EMIF1_OFFWKUP_DISABLE_MASK					(1 << 8)

/* Used by PRM_DEVICE_OFF_CTRL */
#define OMAP54XX_EMIF2_OFFWKUP_DISABLE_SHIFT					9
#define OMAP54XX_EMIF2_OFFWKUP_DISABLE_WIDTH					0x1
#define OMAP54XX_EMIF2_OFFWKUP_DISABLE_MASK					(1 << 9)

/* Used by PM_EMU_PWRSTCTRL */
#define OMAP54XX_EMU_BANK_ONSTATE_SHIFT						16
#define OMAP54XX_EMU_BANK_ONSTATE_WIDTH						0x2
#define OMAP54XX_EMU_BANK_ONSTATE_MASK						(0x3 << 16)

/* Used by PM_EMU_PWRSTST */
#define OMAP54XX_EMU_BANK_STATEST_SHIFT						4
#define OMAP54XX_EMU_BANK_STATEST_WIDTH						0x2
#define OMAP54XX_EMU_BANK_STATEST_MASK						(0x3 << 4)

/*
 * Used by PRM_SLDO_CORE_SETUP, PRM_SLDO_MM_SETUP, PRM_SLDO_MPU_SETUP,
 * PRM_SRAM_WKUP_SETUP
 */
#define OMAP54XX_ENABLE_RTA_SHIFT						0
#define OMAP54XX_ENABLE_RTA_WIDTH						0x1
#define OMAP54XX_ENABLE_RTA_MASK						(1 << 0)

/* Used by PRM_SLDO_CORE_SETUP, PRM_SLDO_MM_SETUP, PRM_SLDO_MPU_SETUP */
#define OMAP54XX_ENFUNC1_SHIFT							3
#define OMAP54XX_ENFUNC1_WIDTH							0x1
#define OMAP54XX_ENFUNC1_MASK							(1 << 3)

/* Used by PRM_SLDO_CORE_SETUP, PRM_SLDO_MM_SETUP, PRM_SLDO_MPU_SETUP */
#define OMAP54XX_ENFUNC2_SHIFT							4
#define OMAP54XX_ENFUNC2_WIDTH							0x1
#define OMAP54XX_ENFUNC2_MASK							(1 << 4)

/* Used by PRM_SLDO_CORE_SETUP, PRM_SLDO_MM_SETUP, PRM_SLDO_MPU_SETUP */
#define OMAP54XX_ENFUNC3_SHIFT							5
#define OMAP54XX_ENFUNC3_WIDTH							0x1
#define OMAP54XX_ENFUNC3_MASK							(1 << 5)

/* Used by PRM_SLDO_CORE_SETUP, PRM_SLDO_MM_SETUP, PRM_SLDO_MPU_SETUP */
#define OMAP54XX_ENFUNC4_SHIFT							6
#define OMAP54XX_ENFUNC4_WIDTH							0x1
#define OMAP54XX_ENFUNC4_MASK							(1 << 6)

/* Used by PRM_SLDO_CORE_SETUP, PRM_SLDO_MM_SETUP, PRM_SLDO_MPU_SETUP */
#define OMAP54XX_ENFUNC5_SHIFT							7
#define OMAP54XX_ENFUNC5_WIDTH							0x1
#define OMAP54XX_ENFUNC5_MASK							(1 << 7)

/* Used by PRM_VP_CORE_CONFIG, PRM_VP_MM_CONFIG, PRM_VP_MPU_CONFIG */
#define OMAP54XX_ERRORGAIN_SHIFT						16
#define OMAP54XX_ERRORGAIN_WIDTH						0x8
#define OMAP54XX_ERRORGAIN_MASK							(0xff << 16)

/* Used by PRM_VP_CORE_CONFIG, PRM_VP_MM_CONFIG, PRM_VP_MPU_CONFIG */
#define OMAP54XX_ERROROFFSET_SHIFT						24
#define OMAP54XX_ERROROFFSET_WIDTH						0x8
#define OMAP54XX_ERROROFFSET_MASK						(0xff << 24)

/* Used by PRM_RSTST */
#define OMAP54XX_EXTERNAL_WARM_RST_SHIFT					5
#define OMAP54XX_EXTERNAL_WARM_RST_WIDTH					0x1
#define OMAP54XX_EXTERNAL_WARM_RST_MASK						(1 << 5)

/* Used by PRM_VP_CORE_CONFIG, PRM_VP_MM_CONFIG, PRM_VP_MPU_CONFIG */
#define OMAP54XX_FORCEUPDATE_SHIFT						1
#define OMAP54XX_FORCEUPDATE_WIDTH						0x1
#define OMAP54XX_FORCEUPDATE_MASK						(1 << 1)

/* Used by PRM_VP_CORE_VOLTAGE, PRM_VP_MM_VOLTAGE, PRM_VP_MPU_VOLTAGE */
#define OMAP54XX_FORCEUPDATEWAIT_SHIFT						8
#define OMAP54XX_FORCEUPDATEWAIT_WIDTH						0x18
#define OMAP54XX_FORCEUPDATEWAIT_MASK						(0xffffff << 8)

/* Used by PRM_IRQENABLE_DSP, PRM_IRQENABLE_IPU */
#define OMAP54XX_FORCEWKUP_EN_SHIFT						10
#define OMAP54XX_FORCEWKUP_EN_WIDTH						0x1
#define OMAP54XX_FORCEWKUP_EN_MASK						(1 << 10)

/* Used by PRM_IRQSTATUS_DSP, PRM_IRQSTATUS_IPU */
#define OMAP54XX_FORCEWKUP_ST_SHIFT						10
#define OMAP54XX_FORCEWKUP_ST_WIDTH						0x1
#define OMAP54XX_FORCEWKUP_ST_MASK						(1 << 10)

/* Used by REVISION_PRM */
#define OMAP54XX_FUNC_SHIFT							16
#define OMAP54XX_FUNC_WIDTH							0xc
#define OMAP54XX_FUNC_MASK							(0xfff << 16)

/* Used by PRM_RSTST */
#define OMAP54XX_GLOBAL_COLD_RST_SHIFT						0
#define OMAP54XX_GLOBAL_COLD_RST_WIDTH						0x1
#define OMAP54XX_GLOBAL_COLD_RST_MASK						(1 << 0)

/* Used by PRM_RSTST */
#define OMAP54XX_GLOBAL_WARM_SW_RST_SHIFT					1
#define OMAP54XX_GLOBAL_WARM_SW_RST_WIDTH					0x1
#define OMAP54XX_GLOBAL_WARM_SW_RST_MASK					(1 << 1)

/* Used by PRM_IO_PMCTRL */
#define OMAP54XX_GLOBAL_WUEN_SHIFT						16
#define OMAP54XX_GLOBAL_WUEN_WIDTH						0x1
#define OMAP54XX_GLOBAL_WUEN_MASK						(1 << 16)

/* Used by PM_GPU_PWRSTCTRL */
#define OMAP54XX_GPU_MEM_ONSTATE_SHIFT						16
#define OMAP54XX_GPU_MEM_ONSTATE_WIDTH						0x2
#define OMAP54XX_GPU_MEM_ONSTATE_MASK						(0x3 << 16)

/* Used by PM_GPU_PWRSTST */
#define OMAP54XX_GPU_MEM_STATEST_SHIFT						4
#define OMAP54XX_GPU_MEM_STATEST_WIDTH						0x2
#define OMAP54XX_GPU_MEM_STATEST_MASK						(0x3 << 4)

/* Used by PRM_VC_CFG_I2C_MODE */
#define OMAP54XX_HSMCODE_SHIFT							0
#define OMAP54XX_HSMCODE_WIDTH							0x3
#define OMAP54XX_HSMCODE_MASK							(0x7 << 0)

/* Used by PRM_VC_CFG_I2C_MODE */
#define OMAP54XX_HSMODEEN_SHIFT							3
#define OMAP54XX_HSMODEEN_WIDTH							0x1
#define OMAP54XX_HSMODEEN_MASK							(1 << 3)

/* Used by PRM_VC_CFG_I2C_CLK */
#define OMAP54XX_HSSCLH_SHIFT							16
#define OMAP54XX_HSSCLH_WIDTH							0x8
#define OMAP54XX_HSSCLH_MASK							(0xff << 16)

/* Used by PRM_VC_CFG_I2C_CLK */
#define OMAP54XX_HSSCLL_SHIFT							24
#define OMAP54XX_HSSCLL_WIDTH							0x8
#define OMAP54XX_HSSCLL_MASK							(0xff << 24)

/* Used by PM_IVA_PWRSTCTRL */
#define OMAP54XX_HWA_MEM_ONSTATE_SHIFT						16
#define OMAP54XX_HWA_MEM_ONSTATE_WIDTH						0x2
#define OMAP54XX_HWA_MEM_ONSTATE_MASK						(0x3 << 16)

/* Used by PM_IVA_PWRSTCTRL */
#define OMAP54XX_HWA_MEM_RETSTATE_SHIFT						8
#define OMAP54XX_HWA_MEM_RETSTATE_WIDTH						0x1
#define OMAP54XX_HWA_MEM_RETSTATE_MASK						(1 << 8)

/* Used by PM_IVA_PWRSTST */
#define OMAP54XX_HWA_MEM_STATEST_SHIFT						4
#define OMAP54XX_HWA_MEM_STATEST_WIDTH						0x2
#define OMAP54XX_HWA_MEM_STATEST_MASK						(0x3 << 4)

/* Used by PRM_RSTST */
#define OMAP54XX_ICEPICK_RST_SHIFT						9
#define OMAP54XX_ICEPICK_RST_WIDTH						0x1
#define OMAP54XX_ICEPICK_RST_MASK						(1 << 9)

/* Used by PRM_VP_CORE_CONFIG, PRM_VP_MM_CONFIG, PRM_VP_MPU_CONFIG */
#define OMAP54XX_INITVDD_SHIFT							2
#define OMAP54XX_INITVDD_WIDTH							0x1
#define OMAP54XX_INITVDD_MASK							(1 << 2)

/* Used by PRM_VP_CORE_CONFIG, PRM_VP_MM_CONFIG, PRM_VP_MPU_CONFIG */
#define OMAP54XX_INITVOLTAGE_SHIFT						8
#define OMAP54XX_INITVOLTAGE_WIDTH						0x8
#define OMAP54XX_INITVOLTAGE_MASK						(0xff << 8)

/*
 * Used by PM_ABE_PWRSTST, PM_CAM_PWRSTST, PM_CORE_PWRSTST,
 * PM_CUSTEFUSE_PWRSTST, PM_DSP_PWRSTST, PM_DSS_PWRSTST, PM_EMU_PWRSTST,
 * PM_GPU_PWRSTST, PM_IVA_PWRSTST, PM_L3INIT_PWRSTST, PM_MPU_PWRSTST,
 * PRM_VOLTST_MM, PRM_VOLTST_MPU
 */
#define OMAP54XX_INTRANSITION_SHIFT						20
#define OMAP54XX_INTRANSITION_WIDTH						0x1
#define OMAP54XX_INTRANSITION_MASK						(1 << 20)

/* Used by PRM_IRQENABLE_IPU, PRM_IRQENABLE_MPU */
#define OMAP54XX_IO_EN_SHIFT							9
#define OMAP54XX_IO_EN_WIDTH							0x1
#define OMAP54XX_IO_EN_MASK							(1 << 9)

/* Used by PRM_IO_PMCTRL */
#define OMAP54XX_IO_ON_STATUS_SHIFT						5
#define OMAP54XX_IO_ON_STATUS_WIDTH						0x1
#define OMAP54XX_IO_ON_STATUS_MASK						(1 << 5)

/* Used by PRM_IRQSTATUS_IPU, PRM_IRQSTATUS_MPU */
#define OMAP54XX_IO_ST_SHIFT							9
#define OMAP54XX_IO_ST_WIDTH							0x1
#define OMAP54XX_IO_ST_MASK							(1 << 9)

/* Used by PM_CORE_PWRSTCTRL */
#define OMAP54XX_IPU_L2RAM_ONSTATE_SHIFT					20
#define OMAP54XX_IPU_L2RAM_ONSTATE_WIDTH					0x2
#define OMAP54XX_IPU_L2RAM_ONSTATE_MASK						(0x3 << 20)

/* Used by PM_CORE_PWRSTCTRL */
#define OMAP54XX_IPU_L2RAM_RETSTATE_SHIFT					10
#define OMAP54XX_IPU_L2RAM_RETSTATE_WIDTH					0x1
#define OMAP54XX_IPU_L2RAM_RETSTATE_MASK					(1 << 10)

/* Used by PM_CORE_PWRSTST */
#define OMAP54XX_IPU_L2RAM_STATEST_SHIFT					8
#define OMAP54XX_IPU_L2RAM_STATEST_WIDTH					0x2
#define OMAP54XX_IPU_L2RAM_STATEST_MASK						(0x3 << 8)

/* Used by PM_CORE_PWRSTCTRL */
#define OMAP54XX_IPU_UNICACHE_ONSTATE_SHIFT					22
#define OMAP54XX_IPU_UNICACHE_ONSTATE_WIDTH					0x2
#define OMAP54XX_IPU_UNICACHE_ONSTATE_MASK					(0x3 << 22)

/* Used by PM_CORE_PWRSTCTRL */
#define OMAP54XX_IPU_UNICACHE_RETSTATE_SHIFT					11
#define OMAP54XX_IPU_UNICACHE_RETSTATE_WIDTH					0x1
#define OMAP54XX_IPU_UNICACHE_RETSTATE_MASK					(1 << 11)

/* Used by PM_CORE_PWRSTST */
#define OMAP54XX_IPU_UNICACHE_STATEST_SHIFT					10
#define OMAP54XX_IPU_UNICACHE_STATEST_WIDTH					0x2
#define OMAP54XX_IPU_UNICACHE_STATEST_MASK					(0x3 << 10)

/* Used by PRM_IO_PMCTRL */
#define OMAP54XX_ISOCLK_OVERRIDE_SHIFT						0
#define OMAP54XX_ISOCLK_OVERRIDE_WIDTH						0x1
#define OMAP54XX_ISOCLK_OVERRIDE_MASK						(1 << 0)

/* Used by PRM_IO_PMCTRL */
#define OMAP54XX_ISOCLK_STATUS_SHIFT						1
#define OMAP54XX_ISOCLK_STATUS_WIDTH						0x1
#define OMAP54XX_ISOCLK_STATUS_MASK						(1 << 1)

/* Used by PRM_IO_PMCTRL */
#define OMAP54XX_ISOOVR_EXTEND_SHIFT						4
#define OMAP54XX_ISOOVR_EXTEND_WIDTH						0x1
#define OMAP54XX_ISOOVR_EXTEND_MASK						(1 << 4)

/* Used by PRM_IO_COUNT */
#define OMAP54XX_ISO_2_ON_TIME_SHIFT						0
#define OMAP54XX_ISO_2_ON_TIME_WIDTH						0x8
#define OMAP54XX_ISO_2_ON_TIME_MASK						(0xff << 0)

/* Used by PM_L3INIT_PWRSTCTRL */
#define OMAP54XX_L3INIT_BANK1_ONSTATE_SHIFT					16
#define OMAP54XX_L3INIT_BANK1_ONSTATE_WIDTH					0x2
#define OMAP54XX_L3INIT_BANK1_ONSTATE_MASK					(0x3 << 16)

/* Used by PM_L3INIT_PWRSTCTRL */
#define OMAP54XX_L3INIT_BANK1_RETSTATE_SHIFT					8
#define OMAP54XX_L3INIT_BANK1_RETSTATE_WIDTH					0x1
#define OMAP54XX_L3INIT_BANK1_RETSTATE_MASK					(1 << 8)

/* Used by PM_L3INIT_PWRSTST */
#define OMAP54XX_L3INIT_BANK1_STATEST_SHIFT					4
#define OMAP54XX_L3INIT_BANK1_STATEST_WIDTH					0x2
#define OMAP54XX_L3INIT_BANK1_STATEST_MASK					(0x3 << 4)

/* Used by PM_L3INIT_PWRSTCTRL */
#define OMAP54XX_L3INIT_BANK2_ONSTATE_SHIFT					18
#define OMAP54XX_L3INIT_BANK2_ONSTATE_WIDTH					0x2
#define OMAP54XX_L3INIT_BANK2_ONSTATE_MASK					(0x3 << 18)

/* Used by PM_L3INIT_PWRSTCTRL */
#define OMAP54XX_L3INIT_BANK2_RETSTATE_SHIFT					9
#define OMAP54XX_L3INIT_BANK2_RETSTATE_WIDTH					0x1
#define OMAP54XX_L3INIT_BANK2_RETSTATE_MASK					(1 << 9)

/* Used by PM_L3INIT_PWRSTST */
#define OMAP54XX_L3INIT_BANK2_STATEST_SHIFT					6
#define OMAP54XX_L3INIT_BANK2_STATEST_WIDTH					0x2
#define OMAP54XX_L3INIT_BANK2_STATEST_MASK					(0x3 << 6)

/*
 * Used by PM_ABE_PWRSTST, PM_CAM_PWRSTST, PM_CORE_PWRSTST,
 * PM_CUSTEFUSE_PWRSTST, PM_DSP_PWRSTST, PM_DSS_PWRSTST, PM_EMU_PWRSTST,
 * PM_GPU_PWRSTST, PM_IVA_PWRSTST, PM_L3INIT_PWRSTST, PM_MPU_PWRSTST
 */
#define OMAP54XX_LASTPOWERSTATEENTERED_SHIFT					24
#define OMAP54XX_LASTPOWERSTATEENTERED_WIDTH					0x2
#define OMAP54XX_LASTPOWERSTATEENTERED_MASK					(0x3 << 24)

/* Used by PRM_RSTST */
#define OMAP54XX_LLI_RST_SHIFT							14
#define OMAP54XX_LLI_RST_WIDTH							0x1
#define OMAP54XX_LLI_RST_MASK							(1 << 14)

/*
 * Used by PM_ABE_PWRSTCTRL, PM_CORE_PWRSTCTRL, PM_DSP_PWRSTCTRL,
 * PM_DSS_PWRSTCTRL, PM_IVA_PWRSTCTRL, PM_L3INIT_PWRSTCTRL, PM_MPU_PWRSTCTRL
 */
#define OMAP54XX_LOGICRETSTATE_SHIFT						2
#define OMAP54XX_LOGICRETSTATE_WIDTH						0x1
#define OMAP54XX_LOGICRETSTATE_MASK						(1 << 2)

/*
 * Used by PM_ABE_PWRSTST, PM_CAM_PWRSTST, PM_CORE_PWRSTST,
 * PM_CUSTEFUSE_PWRSTST, PM_DSP_PWRSTST, PM_DSS_PWRSTST, PM_EMU_PWRSTST,
 * PM_GPU_PWRSTST, PM_IVA_PWRSTST, PM_L3INIT_PWRSTST, PM_MPU_PWRSTST
 */
#define OMAP54XX_LOGICSTATEST_SHIFT						2
#define OMAP54XX_LOGICSTATEST_WIDTH						0x1
#define OMAP54XX_LOGICSTATEST_MASK						(1 << 2)

/*
 * Used by RM_ABE_AESS_CONTEXT, RM_ABE_DMIC_CONTEXT, RM_ABE_MCASP_CONTEXT,
 * RM_ABE_MCBSP1_CONTEXT, RM_ABE_MCBSP2_CONTEXT, RM_ABE_MCBSP3_CONTEXT,
 * RM_ABE_MCPDM_CONTEXT, RM_ABE_SLIMBUS1_CONTEXT, RM_ABE_TIMER5_CONTEXT,
 * RM_ABE_TIMER6_CONTEXT, RM_ABE_TIMER7_CONTEXT, RM_ABE_TIMER8_CONTEXT,
 * RM_ABE_WD_TIMER3_CONTEXT, RM_C2C_C2C_CONTEXT, RM_C2C_C2C_OCP_FW_CONTEXT,
 * RM_CAM_CAL_CONTEXT, RM_CAM_FDIF_CONTEXT, RM_CAM_ISS_CONTEXT,
 * RM_COREAON_SMARTREFLEX_CORE_CONTEXT, RM_COREAON_SMARTREFLEX_MM_CONTEXT,
 * RM_COREAON_SMARTREFLEX_MPU_CONTEXT, RM_CUSTEFUSE_EFUSE_CTRL_CUST_CONTEXT,
 * RM_DSP_DSP_CONTEXT, RM_DSS_BB2D_CONTEXT, RM_DSS_DSS_CONTEXT,
 * RM_EMIF_DMM_CONTEXT, RM_EMIF_EMIF1_CONTEXT, RM_EMIF_EMIF2_CONTEXT,
 * RM_EMIF_EMIF_DLL_CONTEXT, RM_EMIF_EMIF_OCP_FW_CONTEXT,
 * RM_EMU_DEBUGSS_CONTEXT, RM_GPU_GPU_CONTEXT, RM_IPU_IPU_CONTEXT,
 * RM_IVA_IVA_CONTEXT, RM_IVA_SL2_CONTEXT, RM_L3INIT_IEEE1500_2_OCP_CONTEXT,
 * RM_L3INIT_OCP2SCP1_CONTEXT, RM_L3INIT_OCP2SCP3_CONTEXT,
 * RM_L3INIT_SATA_CONTEXT, RM_L3INIT_UNIPRO2_CONTEXT,
 * RM_L3INSTR_L3_INSTR_CONTEXT, RM_L3INSTR_L3_MAIN_3_CONTEXT,
 * RM_L3INSTR_OCP_WP_NOC_CONTEXT, RM_L3MAIN1_L3_MAIN_1_CONTEXT,
 * RM_L3MAIN2_L3_MAIN_2_CONTEXT, RM_L3MAIN2_OCMC_RAM_CONTEXT,
 * RM_L4CFG_L4_CFG_CONTEXT, RM_L4CFG_OCP2SCP2_CONTEXT,
 * RM_L4CFG_SAR_ROM_CONTEXT, RM_L4PER_ELM_CONTEXT, RM_L4PER_HDQ1W_CONTEXT,
 * RM_L4PER_I2C2_CONTEXT, RM_L4PER_I2C3_CONTEXT, RM_L4PER_I2C4_CONTEXT,
 * RM_L4PER_I2C5_CONTEXT, RM_L4PER_L4_PER_CONTEXT, RM_L4PER_MCSPI1_CONTEXT,
 * RM_L4PER_MCSPI2_CONTEXT, RM_L4PER_MCSPI3_CONTEXT, RM_L4PER_MCSPI4_CONTEXT,
 * RM_L4PER_MMC3_CONTEXT, RM_L4PER_MMC4_CONTEXT, RM_L4PER_MMC5_CONTEXT,
 * RM_L4PER_TIMER10_CONTEXT, RM_L4PER_TIMER11_CONTEXT, RM_L4PER_TIMER2_CONTEXT,
 * RM_L4PER_TIMER3_CONTEXT, RM_L4PER_TIMER4_CONTEXT, RM_L4PER_TIMER9_CONTEXT,
 * RM_L4SEC_FPKA_CONTEXT, RM_MIPIEXT_LLI_CONTEXT,
 * RM_MIPIEXT_LLI_OCP_FW_CONTEXT, RM_MIPIEXT_MPHY_CONTEXT, RM_MPU_MPU_CONTEXT,
 * RM_WKUPAON_COUNTER_32K_CONTEXT, RM_WKUPAON_GPIO1_CONTEXT,
 * RM_WKUPAON_KBD_CONTEXT, RM_WKUPAON_L4_WKUP_CONTEXT,
 * RM_WKUPAON_SAR_RAM_CONTEXT, RM_WKUPAON_TIMER12_CONTEXT,
 * RM_WKUPAON_TIMER1_CONTEXT, RM_WKUPAON_WD_TIMER1_CONTEXT,
 * RM_WKUPAON_WD_TIMER2_CONTEXT
 */
#define OMAP54XX_LOSTCONTEXT_DFF_SHIFT						0
#define OMAP54XX_LOSTCONTEXT_DFF_WIDTH						0x1
#define OMAP54XX_LOSTCONTEXT_DFF_MASK						(1 << 0)

/*
 * Used by RM_C2C_C2C_CONTEXT, RM_C2C_C2C_OCP_FW_CONTEXT,
 * RM_C2C_MODEM_ICR_CONTEXT, RM_DMA_DMA_SYSTEM_CONTEXT, RM_DSP_DSP_CONTEXT,
 * RM_DSS_DSS_CONTEXT, RM_EMIF_DMM_CONTEXT, RM_EMIF_EMIF1_CONTEXT,
 * RM_EMIF_EMIF2_CONTEXT, RM_EMIF_EMIF_OCP_FW_CONTEXT, RM_IPU_IPU_CONTEXT,
 * RM_L3INIT_HSI_CONTEXT, RM_L3INIT_MMC1_CONTEXT, RM_L3INIT_MMC2_CONTEXT,
 * RM_L3INIT_USB_HOST_HS_CONTEXT, RM_L3INIT_USB_OTG_SS_CONTEXT,
 * RM_L3INIT_USB_TLL_HS_CONTEXT, RM_L3INSTR_L3_MAIN_3_CONTEXT,
 * RM_L3INSTR_OCP_WP_NOC_CONTEXT, RM_L3MAIN1_L3_MAIN_1_CONTEXT,
 * RM_L3MAIN2_GPMC_CONTEXT, RM_L3MAIN2_L3_MAIN_2_CONTEXT,
 * RM_L4CFG_L4_CFG_CONTEXT, RM_L4CFG_MAILBOX_CONTEXT,
 * RM_L4CFG_SPINLOCK_CONTEXT, RM_L4PER_GPIO2_CONTEXT, RM_L4PER_GPIO3_CONTEXT,
 * RM_L4PER_GPIO4_CONTEXT, RM_L4PER_GPIO5_CONTEXT, RM_L4PER_GPIO6_CONTEXT,
 * RM_L4PER_GPIO7_CONTEXT, RM_L4PER_GPIO8_CONTEXT, RM_L4PER_I2C1_CONTEXT,
 * RM_L4PER_L4_PER_CONTEXT, RM_L4PER_UART1_CONTEXT, RM_L4PER_UART2_CONTEXT,
 * RM_L4PER_UART3_CONTEXT, RM_L4PER_UART4_CONTEXT, RM_L4PER_UART5_CONTEXT,
 * RM_L4PER_UART6_CONTEXT, RM_L4SEC_AES1_CONTEXT, RM_L4SEC_AES2_CONTEXT,
 * RM_L4SEC_DES3DES_CONTEXT, RM_L4SEC_DMA_CRYPTO_CONTEXT, RM_L4SEC_RNG_CONTEXT,
 * RM_L4SEC_SHA2MD5_CONTEXT, RM_MIPIEXT_LLI_CONTEXT,
 * RM_MIPIEXT_LLI_OCP_FW_CONTEXT, RM_MIPIEXT_MPHY_CONTEXT, RM_MPU_MPU_CONTEXT
 */
#define OMAP54XX_LOSTCONTEXT_RFF_SHIFT						1
#define OMAP54XX_LOSTCONTEXT_RFF_WIDTH						0x1
#define OMAP54XX_LOSTCONTEXT_RFF_MASK						(1 << 1)

/* Used by RM_ABE_AESS_CONTEXT */
#define OMAP54XX_LOSTMEM_AESSMEM_SHIFT						8
#define OMAP54XX_LOSTMEM_AESSMEM_WIDTH						0x1
#define OMAP54XX_LOSTMEM_AESSMEM_MASK						(1 << 8)

/* Used by RM_CAM_CAL_CONTEXT */
#define OMAP54XX_LOSTMEM_CAL_MEM_SHIFT						8
#define OMAP54XX_LOSTMEM_CAL_MEM_WIDTH						0x1
#define OMAP54XX_LOSTMEM_CAL_MEM_MASK						(1 << 8)

/* Used by RM_CAM_FDIF_CONTEXT, RM_CAM_ISS_CONTEXT */
#define OMAP54XX_LOSTMEM_CAM_MEM_SHIFT						8
#define OMAP54XX_LOSTMEM_CAM_MEM_WIDTH						0x1
#define OMAP54XX_LOSTMEM_CAM_MEM_MASK						(1 << 8)

/* Used by RM_EMIF_DMM_CONTEXT */
#define OMAP54XX_LOSTMEM_CORE_NRET_BANK_SHIFT					9
#define OMAP54XX_LOSTMEM_CORE_NRET_BANK_WIDTH					0x1
#define OMAP54XX_LOSTMEM_CORE_NRET_BANK_MASK					(1 << 9)

/* Renamed from LOSTMEM_CORE_NRET_BANK Used by RM_L3INSTR_OCP_WP_NOC_CONTEXT */
#define OMAP54XX_LOSTMEM_CORE_NRET_BANK_8_8_SHIFT				8
#define OMAP54XX_LOSTMEM_CORE_NRET_BANK_8_8_WIDTH				0x1
#define OMAP54XX_LOSTMEM_CORE_NRET_BANK_8_8_MASK				(1 << 8)

/* Used by RM_L3MAIN2_OCMC_RAM_CONTEXT */
#define OMAP54XX_LOSTMEM_CORE_OCMRAM_SHIFT					8
#define OMAP54XX_LOSTMEM_CORE_OCMRAM_WIDTH					0x1
#define OMAP54XX_LOSTMEM_CORE_OCMRAM_MASK					(1 << 8)

/* Used by RM_DMA_DMA_SYSTEM_CONTEXT, RM_EMIF_DMM_CONTEXT */
#define OMAP54XX_LOSTMEM_CORE_OTHER_BANK_SHIFT					8
#define OMAP54XX_LOSTMEM_CORE_OTHER_BANK_WIDTH					0x1
#define OMAP54XX_LOSTMEM_CORE_OTHER_BANK_MASK					(1 << 8)

/* Used by RM_DSP_DSP_CONTEXT */
#define OMAP54XX_LOSTMEM_DSP_EDMA_SHIFT						10
#define OMAP54XX_LOSTMEM_DSP_EDMA_WIDTH						0x1
#define OMAP54XX_LOSTMEM_DSP_EDMA_MASK						(1 << 10)

/* Used by RM_DSP_DSP_CONTEXT */
#define OMAP54XX_LOSTMEM_DSP_L1_SHIFT						8
#define OMAP54XX_LOSTMEM_DSP_L1_WIDTH						0x1
#define OMAP54XX_LOSTMEM_DSP_L1_MASK						(1 << 8)

/* Used by RM_DSP_DSP_CONTEXT */
#define OMAP54XX_LOSTMEM_DSP_L2_SHIFT						9
#define OMAP54XX_LOSTMEM_DSP_L2_WIDTH						0x1
#define OMAP54XX_LOSTMEM_DSP_L2_MASK						(1 << 9)

/* Used by RM_DSS_BB2D_CONTEXT, RM_DSS_DSS_CONTEXT */
#define OMAP54XX_LOSTMEM_DSS_MEM_SHIFT						8
#define OMAP54XX_LOSTMEM_DSS_MEM_WIDTH						0x1
#define OMAP54XX_LOSTMEM_DSS_MEM_MASK						(1 << 8)

/* Used by RM_EMU_DEBUGSS_CONTEXT */
#define OMAP54XX_LOSTMEM_EMU_BANK_SHIFT						8
#define OMAP54XX_LOSTMEM_EMU_BANK_WIDTH						0x1
#define OMAP54XX_LOSTMEM_EMU_BANK_MASK						(1 << 8)

/* Used by RM_GPU_GPU_CONTEXT */
#define OMAP54XX_LOSTMEM_GPU_MEM_SHIFT						8
#define OMAP54XX_LOSTMEM_GPU_MEM_WIDTH						0x1
#define OMAP54XX_LOSTMEM_GPU_MEM_MASK						(1 << 8)

/* Used by RM_IVA_IVA_CONTEXT */
#define OMAP54XX_LOSTMEM_HWA_MEM_SHIFT						10
#define OMAP54XX_LOSTMEM_HWA_MEM_WIDTH						0x1
#define OMAP54XX_LOSTMEM_HWA_MEM_MASK						(1 << 10)

/* Used by RM_IPU_IPU_CONTEXT */
#define OMAP54XX_LOSTMEM_IPU_L2RAM_SHIFT					9
#define OMAP54XX_LOSTMEM_IPU_L2RAM_WIDTH					0x1
#define OMAP54XX_LOSTMEM_IPU_L2RAM_MASK						(1 << 9)

/* Used by RM_IPU_IPU_CONTEXT */
#define OMAP54XX_LOSTMEM_IPU_UNICACHE_SHIFT					8
#define OMAP54XX_LOSTMEM_IPU_UNICACHE_WIDTH					0x1
#define OMAP54XX_LOSTMEM_IPU_UNICACHE_MASK					(1 << 8)

/*
 * Used by RM_L3INIT_HSI_CONTEXT, RM_L3INIT_MMC1_CONTEXT,
 * RM_L3INIT_MMC2_CONTEXT, RM_L3INIT_SATA_CONTEXT, RM_L3INIT_UNIPRO2_CONTEXT,
 * RM_L3INIT_USB_OTG_SS_CONTEXT
 */
#define OMAP54XX_LOSTMEM_L3INIT_BANK1_SHIFT					8
#define OMAP54XX_LOSTMEM_L3INIT_BANK1_WIDTH					0x1
#define OMAP54XX_LOSTMEM_L3INIT_BANK1_MASK					(1 << 8)

/* Used by RM_MPU_MPU_CONTEXT */
#define OMAP54XX_LOSTMEM_MPU_L2_SHIFT						9
#define OMAP54XX_LOSTMEM_MPU_L2_WIDTH						0x1
#define OMAP54XX_LOSTMEM_MPU_L2_MASK						(1 << 9)

/* Used by RM_MPU_MPU_CONTEXT */
#define OMAP54XX_LOSTMEM_MPU_RAM_SHIFT						10
#define OMAP54XX_LOSTMEM_MPU_RAM_WIDTH						0x1
#define OMAP54XX_LOSTMEM_MPU_RAM_MASK						(1 << 10)

/*
 * Used by RM_L4PER_MMC3_CONTEXT, RM_L4PER_MMC4_CONTEXT, RM_L4PER_MMC5_CONTEXT,
 * RM_L4SEC_FPKA_CONTEXT
 */
#define OMAP54XX_LOSTMEM_NONRETAINED_BANK_SHIFT					8
#define OMAP54XX_LOSTMEM_NONRETAINED_BANK_WIDTH					0x1
#define OMAP54XX_LOSTMEM_NONRETAINED_BANK_MASK					(1 << 8)

/*
 * Used by RM_ABE_DMIC_CONTEXT, RM_ABE_MCBSP1_CONTEXT, RM_ABE_MCBSP2_CONTEXT,
 * RM_ABE_MCBSP3_CONTEXT, RM_ABE_MCPDM_CONTEXT, RM_ABE_SLIMBUS1_CONTEXT
 */
#define OMAP54XX_LOSTMEM_PERIHPMEM_SHIFT					8
#define OMAP54XX_LOSTMEM_PERIHPMEM_WIDTH					0x1
#define OMAP54XX_LOSTMEM_PERIHPMEM_MASK						(1 << 8)

/*
 * Used by RM_L4PER_UART1_CONTEXT, RM_L4PER_UART2_CONTEXT,
 * RM_L4PER_UART3_CONTEXT, RM_L4PER_UART4_CONTEXT, RM_L4PER_UART5_CONTEXT,
 * RM_L4PER_UART6_CONTEXT, RM_L4SEC_DMA_CRYPTO_CONTEXT
 */
#define OMAP54XX_LOSTMEM_RETAINED_BANK_SHIFT					8
#define OMAP54XX_LOSTMEM_RETAINED_BANK_WIDTH					0x1
#define OMAP54XX_LOSTMEM_RETAINED_BANK_MASK					(1 << 8)

/* Used by RM_IVA_SL2_CONTEXT */
#define OMAP54XX_LOSTMEM_SL2_MEM_SHIFT						8
#define OMAP54XX_LOSTMEM_SL2_MEM_WIDTH						0x1
#define OMAP54XX_LOSTMEM_SL2_MEM_MASK						(1 << 8)

/* Used by RM_IVA_IVA_CONTEXT */
#define OMAP54XX_LOSTMEM_TCM1_MEM_SHIFT						8
#define OMAP54XX_LOSTMEM_TCM1_MEM_WIDTH						0x1
#define OMAP54XX_LOSTMEM_TCM1_MEM_MASK						(1 << 8)

/* Used by RM_IVA_IVA_CONTEXT */
#define OMAP54XX_LOSTMEM_TCM2_MEM_SHIFT						9
#define OMAP54XX_LOSTMEM_TCM2_MEM_WIDTH						0x1
#define OMAP54XX_LOSTMEM_TCM2_MEM_MASK						(1 << 9)

/* Used by RM_WKUPAON_SAR_RAM_CONTEXT */
#define OMAP54XX_LOSTMEM_WKUP_BANK_SHIFT					8
#define OMAP54XX_LOSTMEM_WKUP_BANK_WIDTH					0x1
#define OMAP54XX_LOSTMEM_WKUP_BANK_MASK						(1 << 8)

/*
 * Used by PM_ABE_PWRSTCTRL, PM_CAM_PWRSTCTRL, PM_CORE_PWRSTCTRL,
 * PM_CUSTEFUSE_PWRSTCTRL, PM_DSP_PWRSTCTRL, PM_DSS_PWRSTCTRL,
 * PM_GPU_PWRSTCTRL, PM_IVA_PWRSTCTRL, PM_L3INIT_PWRSTCTRL, PM_MPU_PWRSTCTRL
 */
#define OMAP54XX_LOWPOWERSTATECHANGE_SHIFT					4
#define OMAP54XX_LOWPOWERSTATECHANGE_WIDTH					0x1
#define OMAP54XX_LOWPOWERSTATECHANGE_MASK					(1 << 4)

/* Used by PRM_DEBUG_TRANS_CFG */
#define OMAP54XX_MODE_SHIFT							0
#define OMAP54XX_MODE_WIDTH							0x2
#define OMAP54XX_MODE_MASK							(0x3 << 0)

/* Used by PRM_MODEM_IF_CTRL */
#define OMAP54XX_MODEM_SHUTDOWN_IRQ_SHIFT					9
#define OMAP54XX_MODEM_SHUTDOWN_IRQ_WIDTH					0x1
#define OMAP54XX_MODEM_SHUTDOWN_IRQ_MASK					(1 << 9)

/* Used by PRM_MODEM_IF_CTRL */
#define OMAP54XX_MODEM_WAKE_IRQ_SHIFT						8
#define OMAP54XX_MODEM_WAKE_IRQ_WIDTH						0x1
#define OMAP54XX_MODEM_WAKE_IRQ_MASK						(1 << 8)

/* Used by PM_MPU_PWRSTCTRL */
#define OMAP54XX_MPU_L2_ONSTATE_SHIFT						18
#define OMAP54XX_MPU_L2_ONSTATE_WIDTH						0x2
#define OMAP54XX_MPU_L2_ONSTATE_MASK						(0x3 << 18)

/* Used by PM_MPU_PWRSTCTRL */
#define OMAP54XX_MPU_L2_RETSTATE_SHIFT						9
#define OMAP54XX_MPU_L2_RETSTATE_WIDTH						0x1
#define OMAP54XX_MPU_L2_RETSTATE_MASK						(1 << 9)

/* Used by PM_MPU_PWRSTST */
#define OMAP54XX_MPU_L2_STATEST_SHIFT						6
#define OMAP54XX_MPU_L2_STATEST_WIDTH						0x2
#define OMAP54XX_MPU_L2_STATEST_MASK						(0x3 << 6)

/* Used by PM_MPU_PWRSTCTRL */
#define OMAP54XX_MPU_RAM_ONSTATE_SHIFT						20
#define OMAP54XX_MPU_RAM_ONSTATE_WIDTH						0x2
#define OMAP54XX_MPU_RAM_ONSTATE_MASK						(0x3 << 20)

/* Used by PM_MPU_PWRSTCTRL */
#define OMAP54XX_MPU_RAM_RETSTATE_SHIFT						10
#define OMAP54XX_MPU_RAM_RETSTATE_WIDTH						0x1
#define OMAP54XX_MPU_RAM_RETSTATE_MASK						(1 << 10)

/* Used by PM_MPU_PWRSTST */
#define OMAP54XX_MPU_RAM_STATEST_SHIFT						8
#define OMAP54XX_MPU_RAM_STATEST_WIDTH						0x2
#define OMAP54XX_MPU_RAM_STATEST_MASK						(0x3 << 8)

/* Used by PRM_RSTST */
#define OMAP54XX_MPU_SECURITY_VIOL_RST_SHIFT					2
#define OMAP54XX_MPU_SECURITY_VIOL_RST_WIDTH					0x1
#define OMAP54XX_MPU_SECURITY_VIOL_RST_MASK					(1 << 2)

/* Used by PRM_RSTST */
#define OMAP54XX_MPU_WDT_RST_SHIFT						3
#define OMAP54XX_MPU_WDT_RST_WIDTH						0x1
#define OMAP54XX_MPU_WDT_RST_MASK						(1 << 3)

/* Used by PRM_ABBLDO_MM_SETUP, PRM_ABBLDO_MPU_SETUP */
#define OMAP54XX_NOCAP_SHIFT							4
#define OMAP54XX_NOCAP_WIDTH							0x1
#define OMAP54XX_NOCAP_MASK							(1 << 4)

/* Used by PM_CORE_PWRSTCTRL */
#define OMAP54XX_OCP_NRET_BANK_ONSTATE_SHIFT					24
#define OMAP54XX_OCP_NRET_BANK_ONSTATE_WIDTH					0x2
#define OMAP54XX_OCP_NRET_BANK_ONSTATE_MASK					(0x3 << 24)

/* Used by PM_CORE_PWRSTCTRL */
#define OMAP54XX_OCP_NRET_BANK_RETSTATE_SHIFT					12
#define OMAP54XX_OCP_NRET_BANK_RETSTATE_WIDTH					0x1
#define OMAP54XX_OCP_NRET_BANK_RETSTATE_MASK					(1 << 12)

/* Used by PM_CORE_PWRSTST */
#define OMAP54XX_OCP_NRET_BANK_STATEST_SHIFT					12
#define OMAP54XX_OCP_NRET_BANK_STATEST_WIDTH					0x2
#define OMAP54XX_OCP_NRET_BANK_STATEST_MASK					(0x3 << 12)

/*
 * Used by PRM_VC_VAL_CMD_VDD_CORE_L, PRM_VC_VAL_CMD_VDD_MM_L,
 * PRM_VC_VAL_CMD_VDD_MPU_L
 */
#define OMAP54XX_OFF_SHIFT							0
#define OMAP54XX_OFF_WIDTH							0x8
#define OMAP54XX_OFF_MASK							(0xff << 0)

/*
 * Used by PRM_VC_VAL_CMD_VDD_CORE_L, PRM_VC_VAL_CMD_VDD_MM_L,
 * PRM_VC_VAL_CMD_VDD_MPU_L
 */
#define OMAP54XX_ON_SHIFT							24
#define OMAP54XX_ON_WIDTH							0x8
#define OMAP54XX_ON_MASK							(0xff << 24)

/*
 * Used by PRM_VC_VAL_CMD_VDD_CORE_L, PRM_VC_VAL_CMD_VDD_MM_L,
 * PRM_VC_VAL_CMD_VDD_MPU_L
 */
#define OMAP54XX_ONLP_SHIFT							16
#define OMAP54XX_ONLP_WIDTH							0x8
#define OMAP54XX_ONLP_MASK							(0xff << 16)

/* Used by PRM_ABBLDO_MM_CTRL, PRM_ABBLDO_MPU_CTRL */
#define OMAP54XX_OPP_CHANGE_SHIFT						2
#define OMAP54XX_OPP_CHANGE_WIDTH						0x1
#define OMAP54XX_OPP_CHANGE_MASK						(1 << 2)

/* Used by PRM_VC_VAL_BYPASS */
#define OMAP54XX_OPP_CHANGE_EMIF_LVL_SHIFT					25
#define OMAP54XX_OPP_CHANGE_EMIF_LVL_WIDTH					0x1
#define OMAP54XX_OPP_CHANGE_EMIF_LVL_MASK					(1 << 25)

/* Used by PRM_ABBLDO_MM_CTRL, PRM_ABBLDO_MPU_CTRL */
#define OMAP54XX_OPP_SEL_SHIFT							0
#define OMAP54XX_OPP_SEL_WIDTH							0x2
#define OMAP54XX_OPP_SEL_MASK							(0x3 << 0)

/* Used by PRM_DEBUG_OUT */
#define OMAP54XX_OUTPUT_SHIFT							0
#define OMAP54XX_OUTPUT_WIDTH							0x20
#define OMAP54XX_OUTPUT_MASK							(0xffffffff << 0)

/* Used by PRM_SRAM_COUNT */
#define OMAP54XX_PCHARGECNT_VALUE_SHIFT						0
#define OMAP54XX_PCHARGECNT_VALUE_WIDTH						0x6
#define OMAP54XX_PCHARGECNT_VALUE_MASK						(0x3f << 0)

/* Used by PRM_PSCON_COUNT */
#define OMAP54XX_PCHARGE_TIME_SHIFT						0
#define OMAP54XX_PCHARGE_TIME_WIDTH						0x8
#define OMAP54XX_PCHARGE_TIME_MASK						(0xff << 0)

/* Used by PM_ABE_PWRSTCTRL */
#define OMAP54XX_PERIPHMEM_ONSTATE_SHIFT					20
#define OMAP54XX_PERIPHMEM_ONSTATE_WIDTH					0x2
#define OMAP54XX_PERIPHMEM_ONSTATE_MASK						(0x3 << 20)

/* Used by PM_ABE_PWRSTCTRL */
#define OMAP54XX_PERIPHMEM_RETSTATE_SHIFT					10
#define OMAP54XX_PERIPHMEM_RETSTATE_WIDTH					0x1
#define OMAP54XX_PERIPHMEM_RETSTATE_MASK					(1 << 10)

/* Used by PM_ABE_PWRSTST */
#define OMAP54XX_PERIPHMEM_STATEST_SHIFT					8
#define OMAP54XX_PERIPHMEM_STATEST_WIDTH					0x2
#define OMAP54XX_PERIPHMEM_STATEST_MASK						(0x3 << 8)

/* Used by PRM_PHASE1_CNDP */
#define OMAP54XX_PHASE1_CNDP_SHIFT						0
#define OMAP54XX_PHASE1_CNDP_WIDTH						0x20
#define OMAP54XX_PHASE1_CNDP_MASK						(0xffffffff << 0)

/* Used by PRM_PHASE2A_CNDP */
#define OMAP54XX_PHASE2A_CNDP_SHIFT						0
#define OMAP54XX_PHASE2A_CNDP_WIDTH						0x20
#define OMAP54XX_PHASE2A_CNDP_MASK						(0xffffffff << 0)

/* Used by PRM_PHASE2B_CNDP */
#define OMAP54XX_PHASE2B_CNDP_SHIFT						0
#define OMAP54XX_PHASE2B_CNDP_WIDTH						0x20
#define OMAP54XX_PHASE2B_CNDP_MASK						(0xffffffff << 0)

/* Used by PRM_PSCON_COUNT */
#define OMAP54XX_PONOUT_2_PGOODIN_TIME_SHIFT					8
#define OMAP54XX_PONOUT_2_PGOODIN_TIME_WIDTH					0x8
#define OMAP54XX_PONOUT_2_PGOODIN_TIME_MASK					(0xff << 8)

/*
 * Used by PM_ABE_PWRSTCTRL, PM_CAM_PWRSTCTRL, PM_CORE_PWRSTCTRL,
 * PM_CUSTEFUSE_PWRSTCTRL, PM_DSP_PWRSTCTRL, PM_DSS_PWRSTCTRL,
 * PM_EMU_PWRSTCTRL, PM_GPU_PWRSTCTRL, PM_IVA_PWRSTCTRL, PM_L3INIT_PWRSTCTRL,
 * PM_MPU_PWRSTCTRL
 */
#define OMAP54XX_POWERSTATE_SHIFT						0
#define OMAP54XX_POWERSTATE_WIDTH						0x2
#define OMAP54XX_POWERSTATE_MASK						(0x3 << 0)

/*
 * Used by PM_ABE_PWRSTST, PM_CAM_PWRSTST, PM_CORE_PWRSTST,
 * PM_CUSTEFUSE_PWRSTST, PM_DSP_PWRSTST, PM_DSS_PWRSTST, PM_EMU_PWRSTST,
 * PM_GPU_PWRSTST, PM_IVA_PWRSTST, PM_L3INIT_PWRSTST, PM_MPU_PWRSTST
 */
#define OMAP54XX_POWERSTATEST_SHIFT						0
#define OMAP54XX_POWERSTATEST_WIDTH						0x2
#define OMAP54XX_POWERSTATEST_MASK						(0x3 << 0)

/* Used by PRM_PWRREQCTRL */
#define OMAP54XX_PWRREQ_COND_SHIFT						0
#define OMAP54XX_PWRREQ_COND_WIDTH						0x2
#define OMAP54XX_PWRREQ_COND_MASK						(0x3 << 0)

/* Used by PRM_VC_SMPS_CORE_CONFIG */
#define OMAP54XX_RACEN_VDD_CORE_L_SHIFT						27
#define OMAP54XX_RACEN_VDD_CORE_L_WIDTH						0x1
#define OMAP54XX_RACEN_VDD_CORE_L_MASK						(1 << 27)

/* Used by PRM_VC_SMPS_MM_CONFIG */
#define OMAP54XX_RACEN_VDD_MM_L_SHIFT						27
#define OMAP54XX_RACEN_VDD_MM_L_WIDTH						0x1
#define OMAP54XX_RACEN_VDD_MM_L_MASK						(1 << 27)

/* Used by PRM_VC_SMPS_MPU_CONFIG */
#define OMAP54XX_RACEN_VDD_MPU_L_SHIFT						27
#define OMAP54XX_RACEN_VDD_MPU_L_WIDTH						0x1
#define OMAP54XX_RACEN_VDD_MPU_L_MASK						(1 << 27)

/* Used by PRM_VC_SMPS_CORE_CONFIG */
#define OMAP54XX_RAC_VDD_CORE_L_SHIFT						26
#define OMAP54XX_RAC_VDD_CORE_L_WIDTH						0x1
#define OMAP54XX_RAC_VDD_CORE_L_MASK						(1 << 26)

/* Used by PRM_VC_SMPS_MM_CONFIG */
#define OMAP54XX_RAC_VDD_MM_L_SHIFT						26
#define OMAP54XX_RAC_VDD_MM_L_WIDTH						0x1
#define OMAP54XX_RAC_VDD_MM_L_MASK						(1 << 26)

/* Used by PRM_VC_SMPS_MPU_CONFIG */
#define OMAP54XX_RAC_VDD_MPU_L_SHIFT						26
#define OMAP54XX_RAC_VDD_MPU_L_WIDTH						0x1
#define OMAP54XX_RAC_VDD_MPU_L_MASK						(1 << 26)

/*
 * Used by PRM_VOLTSETUP_CORE_OFF, PRM_VOLTSETUP_CORE_RET_SLEEP,
 * PRM_VOLTSETUP_MM_OFF, PRM_VOLTSETUP_MM_RET_SLEEP, PRM_VOLTSETUP_MPU_OFF,
 * PRM_VOLTSETUP_MPU_RET_SLEEP
 */
#define OMAP54XX_RAMP_DOWN_COUNT_SHIFT						16
#define OMAP54XX_RAMP_DOWN_COUNT_WIDTH						0x6
#define OMAP54XX_RAMP_DOWN_COUNT_MASK						(0x3f << 16)

/*
 * Used by PRM_VOLTSETUP_CORE_OFF, PRM_VOLTSETUP_CORE_RET_SLEEP,
 * PRM_VOLTSETUP_MM_OFF, PRM_VOLTSETUP_MM_RET_SLEEP, PRM_VOLTSETUP_MPU_OFF,
 * PRM_VOLTSETUP_MPU_RET_SLEEP
 */
#define OMAP54XX_RAMP_DOWN_PRESCAL_SHIFT					24
#define OMAP54XX_RAMP_DOWN_PRESCAL_WIDTH					0x2
#define OMAP54XX_RAMP_DOWN_PRESCAL_MASK						(0x3 << 24)

/*
 * Used by PRM_VOLTSETUP_CORE_OFF, PRM_VOLTSETUP_CORE_RET_SLEEP,
 * PRM_VOLTSETUP_MM_OFF, PRM_VOLTSETUP_MM_RET_SLEEP, PRM_VOLTSETUP_MPU_OFF,
 * PRM_VOLTSETUP_MPU_RET_SLEEP
 */
#define OMAP54XX_RAMP_UP_COUNT_SHIFT						0
#define OMAP54XX_RAMP_UP_COUNT_WIDTH						0x6
#define OMAP54XX_RAMP_UP_COUNT_MASK						(0x3f << 0)

/*
 * Used by PRM_VOLTSETUP_CORE_OFF, PRM_VOLTSETUP_CORE_RET_SLEEP,
 * PRM_VOLTSETUP_MM_OFF, PRM_VOLTSETUP_MM_RET_SLEEP, PRM_VOLTSETUP_MPU_OFF,
 * PRM_VOLTSETUP_MPU_RET_SLEEP
 */
#define OMAP54XX_RAMP_UP_PRESCAL_SHIFT						8
#define OMAP54XX_RAMP_UP_PRESCAL_WIDTH						0x2
#define OMAP54XX_RAMP_UP_PRESCAL_MASK						(0x3 << 8)

/* Used by PRM_VC_SMPS_CORE_CONFIG */
#define OMAP54XX_RAV_VDD_CORE_L_SHIFT						25
#define OMAP54XX_RAV_VDD_CORE_L_WIDTH						0x1
#define OMAP54XX_RAV_VDD_CORE_L_MASK						(1 << 25)

/* Used by PRM_VC_SMPS_MM_CONFIG */
#define OMAP54XX_RAV_VDD_MM_L_SHIFT						25
#define OMAP54XX_RAV_VDD_MM_L_WIDTH						0x1
#define OMAP54XX_RAV_VDD_MM_L_MASK						(1 << 25)

/* Used by PRM_VC_SMPS_MPU_CONFIG */
#define OMAP54XX_RAV_VDD_MPU_L_SHIFT						25
#define OMAP54XX_RAV_VDD_MPU_L_WIDTH						0x1
#define OMAP54XX_RAV_VDD_MPU_L_MASK						(1 << 25)

/* Used by PRM_VC_VAL_BYPASS */
#define OMAP54XX_REGADDR_SHIFT							8
#define OMAP54XX_REGADDR_WIDTH							0x8
#define OMAP54XX_REGADDR_MASK							(0xff << 8)

/*
 * Used by PRM_VC_VAL_CMD_VDD_CORE_L, PRM_VC_VAL_CMD_VDD_MM_L,
 * PRM_VC_VAL_CMD_VDD_MPU_L
 */
#define OMAP54XX_RET_SHIFT							8
#define OMAP54XX_RET_WIDTH							0x8
#define OMAP54XX_RET_MASK							(0xff << 8)

/* Used by PRM_SLDO_CORE_CTRL, PRM_SLDO_MM_CTRL, PRM_SLDO_MPU_CTRL */
#define OMAP54XX_RETMODE_ENABLE_SHIFT						0
#define OMAP54XX_RETMODE_ENABLE_WIDTH						0x1
#define OMAP54XX_RETMODE_ENABLE_MASK						(1 << 0)

/* Used by PRM_RSTTIME */
#define OMAP54XX_RSTTIME1_SHIFT							0
#define OMAP54XX_RSTTIME1_WIDTH							0xa
#define OMAP54XX_RSTTIME1_MASK							(0x3ff << 0)

/* Used by PRM_RSTTIME */
#define OMAP54XX_RSTTIME2_SHIFT							10
#define OMAP54XX_RSTTIME2_WIDTH							0x5
#define OMAP54XX_RSTTIME2_MASK							(0x1f << 10)

/* Used by RM_IPU_RSTCTRL, RM_IPU_RSTST */
#define OMAP54XX_RST_CPU0_SHIFT							0
#define OMAP54XX_RST_CPU0_WIDTH							0x1
#define OMAP54XX_RST_CPU0_MASK							(1 << 0)

/* Used by RM_IPU_RSTCTRL, RM_IPU_RSTST */
#define OMAP54XX_RST_CPU1_SHIFT							1
#define OMAP54XX_RST_CPU1_WIDTH							0x1
#define OMAP54XX_RST_CPU1_MASK							(1 << 1)

/* Used by RM_DSP_RSTCTRL, RM_DSP_RSTST */
#define OMAP54XX_RST_DSP_SHIFT							0
#define OMAP54XX_RST_DSP_WIDTH							0x1
#define OMAP54XX_RST_DSP_MASK							(1 << 0)

/* Used by RM_DSP_RSTST */
#define OMAP54XX_RST_DSP_EMU_SHIFT						2
#define OMAP54XX_RST_DSP_EMU_WIDTH						0x1
#define OMAP54XX_RST_DSP_EMU_MASK						(1 << 2)

/* Used by RM_DSP_RSTST */
#define OMAP54XX_RST_DSP_EMU_REQ_SHIFT						3
#define OMAP54XX_RST_DSP_EMU_REQ_WIDTH						0x1
#define OMAP54XX_RST_DSP_EMU_REQ_MASK						(1 << 3)

/* Used by RM_DSP_RSTCTRL, RM_DSP_RSTST */
#define OMAP54XX_RST_DSP_MMU_CACHE_SHIFT					1
#define OMAP54XX_RST_DSP_MMU_CACHE_WIDTH					0x1
#define OMAP54XX_RST_DSP_MMU_CACHE_MASK						(1 << 1)

/* Used by RM_IPU_RSTST */
#define OMAP54XX_RST_EMULATION_CPU0_SHIFT					3
#define OMAP54XX_RST_EMULATION_CPU0_WIDTH					0x1
#define OMAP54XX_RST_EMULATION_CPU0_MASK					(1 << 3)

/* Used by RM_IPU_RSTST */
#define OMAP54XX_RST_EMULATION_CPU1_SHIFT					4
#define OMAP54XX_RST_EMULATION_CPU1_WIDTH					0x1
#define OMAP54XX_RST_EMULATION_CPU1_MASK					(1 << 4)

/* Used by RM_IVA_RSTST */
#define OMAP54XX_RST_EMULATION_SEQ1_SHIFT					3
#define OMAP54XX_RST_EMULATION_SEQ1_WIDTH					0x1
#define OMAP54XX_RST_EMULATION_SEQ1_MASK					(1 << 3)

/* Used by RM_IVA_RSTST */
#define OMAP54XX_RST_EMULATION_SEQ2_SHIFT					4
#define OMAP54XX_RST_EMULATION_SEQ2_WIDTH					0x1
#define OMAP54XX_RST_EMULATION_SEQ2_MASK					(1 << 4)

/* Used by PRM_RSTCTRL */
#define OMAP54XX_RST_GLOBAL_COLD_SW_SHIFT					1
#define OMAP54XX_RST_GLOBAL_COLD_SW_WIDTH					0x1
#define OMAP54XX_RST_GLOBAL_COLD_SW_MASK					(1 << 1)

/* Used by PRM_RSTCTRL */
#define OMAP54XX_RST_GLOBAL_WARM_SW_SHIFT					0
#define OMAP54XX_RST_GLOBAL_WARM_SW_WIDTH					0x1
#define OMAP54XX_RST_GLOBAL_WARM_SW_MASK					(1 << 0)

/* Used by RM_IPU_RSTST */
#define OMAP54XX_RST_ICECRUSHER_CPU0_SHIFT					5
#define OMAP54XX_RST_ICECRUSHER_CPU0_WIDTH					0x1
#define OMAP54XX_RST_ICECRUSHER_CPU0_MASK					(1 << 5)

/* Used by RM_IPU_RSTST */
#define OMAP54XX_RST_ICECRUSHER_CPU1_SHIFT					6
#define OMAP54XX_RST_ICECRUSHER_CPU1_WIDTH					0x1
#define OMAP54XX_RST_ICECRUSHER_CPU1_MASK					(1 << 6)

/* Used by RM_IVA_RSTST */
#define OMAP54XX_RST_ICECRUSHER_SEQ1_SHIFT					5
#define OMAP54XX_RST_ICECRUSHER_SEQ1_WIDTH					0x1
#define OMAP54XX_RST_ICECRUSHER_SEQ1_MASK					(1 << 5)

/* Used by RM_IVA_RSTST */
#define OMAP54XX_RST_ICECRUSHER_SEQ2_SHIFT					6
#define OMAP54XX_RST_ICECRUSHER_SEQ2_WIDTH					0x1
#define OMAP54XX_RST_ICECRUSHER_SEQ2_MASK					(1 << 6)

/* Used by RM_IPU_RSTCTRL, RM_IPU_RSTST */
#define OMAP54XX_RST_IPU_MMU_CACHE_SHIFT					2
#define OMAP54XX_RST_IPU_MMU_CACHE_WIDTH					0x1
#define OMAP54XX_RST_IPU_MMU_CACHE_MASK						(1 << 2)

/* Used by RM_IVA_RSTCTRL, RM_IVA_RSTST */
#define OMAP54XX_RST_LOGIC_SHIFT						2
#define OMAP54XX_RST_LOGIC_WIDTH						0x1
#define OMAP54XX_RST_LOGIC_MASK							(1 << 2)

/* Used by RM_IVA_RSTCTRL, RM_IVA_RSTST */
#define OMAP54XX_RST_SEQ1_SHIFT							0
#define OMAP54XX_RST_SEQ1_WIDTH							0x1
#define OMAP54XX_RST_SEQ1_MASK							(1 << 0)

/* Used by RM_IVA_RSTCTRL, RM_IVA_RSTST */
#define OMAP54XX_RST_SEQ2_SHIFT							1
#define OMAP54XX_RST_SEQ2_WIDTH							0x1
#define OMAP54XX_RST_SEQ2_MASK							(1 << 1)

/* Used by REVISION_PRM */
#define OMAP54XX_R_RTL_SHIFT							11
#define OMAP54XX_R_RTL_WIDTH							0x5
#define OMAP54XX_R_RTL_MASK							(0x1f << 11)

/* Used by PRM_VC_SMPS_CORE_CONFIG */
#define OMAP54XX_SA_VDD_CORE_L_SHIFT						0
#define OMAP54XX_SA_VDD_CORE_L_WIDTH						0x7
#define OMAP54XX_SA_VDD_CORE_L_MASK						(0x7f << 0)

/* Used by PRM_VC_SMPS_MM_CONFIG */
#define OMAP54XX_SA_VDD_MM_L_SHIFT						0
#define OMAP54XX_SA_VDD_MM_L_WIDTH						0x7
#define OMAP54XX_SA_VDD_MM_L_MASK						(0x7f << 0)

/* Used by PRM_VC_SMPS_MPU_CONFIG */
#define OMAP54XX_SA_VDD_MPU_L_SHIFT						0
#define OMAP54XX_SA_VDD_MPU_L_WIDTH						0x7
#define OMAP54XX_SA_VDD_MPU_L_MASK						(0x7f << 0)

/* Used by REVISION_PRM */
#define OMAP54XX_SCHEME_SHIFT							30
#define OMAP54XX_SCHEME_WIDTH							0x2
#define OMAP54XX_SCHEME_MASK							(0x3 << 30)

/* Used by PRM_VC_CFG_I2C_CLK */
#define OMAP54XX_SCLH_SHIFT							0
#define OMAP54XX_SCLH_WIDTH							0x8
#define OMAP54XX_SCLH_MASK							(0xff << 0)

/* Used by PRM_VC_CFG_I2C_CLK */
#define OMAP54XX_SCLL_SHIFT							8
#define OMAP54XX_SCLL_WIDTH							0x8
#define OMAP54XX_SCLL_MASK							(0xff << 8)

/* Used by PRM_RSTST */
#define OMAP54XX_SECURE_WDT_RST_SHIFT						4
#define OMAP54XX_SECURE_WDT_RST_WIDTH						0x1
#define OMAP54XX_SECURE_WDT_RST_MASK						(1 << 4)

/* Used by PRM_VC_SMPS_CORE_CONFIG */
#define OMAP54XX_SEL_SA_VDD_CORE_L_SHIFT					24
#define OMAP54XX_SEL_SA_VDD_CORE_L_WIDTH					0x1
#define OMAP54XX_SEL_SA_VDD_CORE_L_MASK						(1 << 24)

/* Used by PRM_VC_SMPS_MM_CONFIG */
#define OMAP54XX_SEL_SA_VDD_MM_L_SHIFT						24
#define OMAP54XX_SEL_SA_VDD_MM_L_WIDTH						0x1
#define OMAP54XX_SEL_SA_VDD_MM_L_MASK						(1 << 24)

/* Used by PRM_VC_SMPS_MPU_CONFIG */
#define OMAP54XX_SEL_SA_VDD_MPU_L_SHIFT						24
#define OMAP54XX_SEL_SA_VDD_MPU_L_WIDTH						0x1
#define OMAP54XX_SEL_SA_VDD_MPU_L_MASK						(1 << 24)

/* Used by PM_IVA_PWRSTCTRL */
#define OMAP54XX_SL2_MEM_ONSTATE_SHIFT						18
#define OMAP54XX_SL2_MEM_ONSTATE_WIDTH						0x2
#define OMAP54XX_SL2_MEM_ONSTATE_MASK						(0x3 << 18)

/* Used by PM_IVA_PWRSTCTRL */
#define OMAP54XX_SL2_MEM_RETSTATE_SHIFT						9
#define OMAP54XX_SL2_MEM_RETSTATE_WIDTH						0x1
#define OMAP54XX_SL2_MEM_RETSTATE_MASK						(1 << 9)

/* Used by PM_IVA_PWRSTST */
#define OMAP54XX_SL2_MEM_STATEST_SHIFT						6
#define OMAP54XX_SL2_MEM_STATEST_WIDTH						0x2
#define OMAP54XX_SL2_MEM_STATEST_MASK						(0x3 << 6)

/* Used by PRM_VC_VAL_BYPASS */
#define OMAP54XX_SLAVEADDR_SHIFT						0
#define OMAP54XX_SLAVEADDR_WIDTH						0x7
#define OMAP54XX_SLAVEADDR_MASK							(0x7f << 0)

/* Used by PRM_SRAM_COUNT */
#define OMAP54XX_SLPCNT_VALUE_SHIFT						16
#define OMAP54XX_SLPCNT_VALUE_WIDTH						0x8
#define OMAP54XX_SLPCNT_VALUE_MASK						(0xff << 16)

/* Used by PRM_VP_CORE_VSTEPMAX, PRM_VP_MM_VSTEPMAX, PRM_VP_MPU_VSTEPMAX */
#define OMAP54XX_SMPSWAITTIMEMAX_SHIFT						8
#define OMAP54XX_SMPSWAITTIMEMAX_WIDTH						0x10
#define OMAP54XX_SMPSWAITTIMEMAX_MASK						(0xffff << 8)

/* Used by PRM_VP_CORE_VSTEPMIN, PRM_VP_MM_VSTEPMIN, PRM_VP_MPU_VSTEPMIN */
#define OMAP54XX_SMPSWAITTIMEMIN_SHIFT						8
#define OMAP54XX_SMPSWAITTIMEMIN_WIDTH						0x10
#define OMAP54XX_SMPSWAITTIMEMIN_MASK						(0xffff << 8)

/* Used by PRM_VC_CORE_ERRST */
#define OMAP54XX_SMPS_RA_ERR_CORE_SHIFT						1
#define OMAP54XX_SMPS_RA_ERR_CORE_WIDTH						0x1
#define OMAP54XX_SMPS_RA_ERR_CORE_MASK						(1 << 1)

/* Used by PRM_VC_MM_ERRST */
#define OMAP54XX_SMPS_RA_ERR_MM_SHIFT						1
#define OMAP54XX_SMPS_RA_ERR_MM_WIDTH						0x1
#define OMAP54XX_SMPS_RA_ERR_MM_MASK						(1 << 1)

/* Used by PRM_VC_MPU_ERRST */
#define OMAP54XX_SMPS_RA_ERR_MPU_SHIFT						1
#define OMAP54XX_SMPS_RA_ERR_MPU_WIDTH						0x1
#define OMAP54XX_SMPS_RA_ERR_MPU_MASK						(1 << 1)

/* Used by PRM_VC_CORE_ERRST */
#define OMAP54XX_SMPS_SA_ERR_CORE_SHIFT						0
#define OMAP54XX_SMPS_SA_ERR_CORE_WIDTH						0x1
#define OMAP54XX_SMPS_SA_ERR_CORE_MASK						(1 << 0)

/* Used by PRM_VC_MM_ERRST */
#define OMAP54XX_SMPS_SA_ERR_MM_SHIFT						0
#define OMAP54XX_SMPS_SA_ERR_MM_WIDTH						0x1
#define OMAP54XX_SMPS_SA_ERR_MM_MASK						(1 << 0)

/* Used by PRM_VC_MPU_ERRST */
#define OMAP54XX_SMPS_SA_ERR_MPU_SHIFT						0
#define OMAP54XX_SMPS_SA_ERR_MPU_WIDTH						0x1
#define OMAP54XX_SMPS_SA_ERR_MPU_MASK						(1 << 0)

/* Used by PRM_VC_CORE_ERRST */
#define OMAP54XX_SMPS_TIMEOUT_ERR_CORE_SHIFT					2
#define OMAP54XX_SMPS_TIMEOUT_ERR_CORE_WIDTH					0x1
#define OMAP54XX_SMPS_TIMEOUT_ERR_CORE_MASK					(1 << 2)

/* Used by PRM_VC_MM_ERRST */
#define OMAP54XX_SMPS_TIMEOUT_ERR_MM_SHIFT					2
#define OMAP54XX_SMPS_TIMEOUT_ERR_MM_WIDTH					0x1
#define OMAP54XX_SMPS_TIMEOUT_ERR_MM_MASK					(1 << 2)

/* Used by PRM_VC_MPU_ERRST */
#define OMAP54XX_SMPS_TIMEOUT_ERR_MPU_SHIFT					2
#define OMAP54XX_SMPS_TIMEOUT_ERR_MPU_WIDTH					0x1
#define OMAP54XX_SMPS_TIMEOUT_ERR_MPU_MASK					(1 << 2)

/* Used by PRM_ABBLDO_MM_SETUP, PRM_ABBLDO_MPU_SETUP */
#define OMAP54XX_SR2EN_SHIFT							0
#define OMAP54XX_SR2EN_WIDTH							0x1
#define OMAP54XX_SR2EN_MASK							(1 << 0)

/* Used by PRM_ABBLDO_MM_CTRL, PRM_ABBLDO_MPU_CTRL */
#define OMAP54XX_SR2_IN_TRANSITION_SHIFT					6
#define OMAP54XX_SR2_IN_TRANSITION_WIDTH					0x1
#define OMAP54XX_SR2_IN_TRANSITION_MASK						(1 << 6)

/* Used by PRM_ABBLDO_MM_CTRL, PRM_ABBLDO_MPU_CTRL */
#define OMAP54XX_SR2_STATUS_SHIFT						3
#define OMAP54XX_SR2_STATUS_WIDTH						0x2
#define OMAP54XX_SR2_STATUS_MASK						(0x3 << 3)

/* Used by PRM_ABBLDO_MM_SETUP, PRM_ABBLDO_MPU_SETUP */
#define OMAP54XX_SR2_WTCNT_VALUE_SHIFT						8
#define OMAP54XX_SR2_WTCNT_VALUE_WIDTH						0x8
#define OMAP54XX_SR2_WTCNT_VALUE_MASK						(0xff << 8)

/* Used by PRM_SLDO_CORE_CTRL, PRM_SLDO_MM_CTRL, PRM_SLDO_MPU_CTRL */
#define OMAP54XX_SRAMLDO_STATUS_SHIFT						8
#define OMAP54XX_SRAMLDO_STATUS_WIDTH						0x1
#define OMAP54XX_SRAMLDO_STATUS_MASK						(1 << 8)

/* Used by PRM_SLDO_CORE_CTRL, PRM_SLDO_MM_CTRL, PRM_SLDO_MPU_CTRL */
#define OMAP54XX_SRAM_IN_TRANSITION_SHIFT					9
#define OMAP54XX_SRAM_IN_TRANSITION_WIDTH					0x1
#define OMAP54XX_SRAM_IN_TRANSITION_MASK					(1 << 9)

/* Used by PRM_VC_CFG_I2C_MODE */
#define OMAP54XX_SRMODEEN_SHIFT							4
#define OMAP54XX_SRMODEEN_WIDTH							0x1
#define OMAP54XX_SRMODEEN_MASK							(1 << 4)

/* Used by PRM_VOLTSETUP_WARMRESET */
#define OMAP54XX_STABLE_COUNT_SHIFT						0
#define OMAP54XX_STABLE_COUNT_WIDTH						0x6
#define OMAP54XX_STABLE_COUNT_MASK						(0x3f << 0)

/* Used by PRM_VOLTSETUP_WARMRESET */
#define OMAP54XX_STABLE_PRESCAL_SHIFT						8
#define OMAP54XX_STABLE_PRESCAL_WIDTH						0x2
#define OMAP54XX_STABLE_PRESCAL_MASK						(0x3 << 8)

/* Used by PRM_BANDGAP_SETUP */
#define OMAP54XX_STARTUP_COUNT_SHIFT						0
#define OMAP54XX_STARTUP_COUNT_WIDTH						0x8
#define OMAP54XX_STARTUP_COUNT_MASK						(0xff << 0)

/* Renamed from STARTUP_COUNT Used by PRM_SRAM_COUNT */
#define OMAP54XX_STARTUP_COUNT_24_31_SHIFT					24
#define OMAP54XX_STARTUP_COUNT_24_31_WIDTH					0x8
#define OMAP54XX_STARTUP_COUNT_24_31_MASK					(0xff << 24)

/* Used by PM_IVA_PWRSTCTRL */
#define OMAP54XX_TCM1_MEM_ONSTATE_SHIFT						20
#define OMAP54XX_TCM1_MEM_ONSTATE_WIDTH						0x2
#define OMAP54XX_TCM1_MEM_ONSTATE_MASK						(0x3 << 20)

/* Used by PM_IVA_PWRSTCTRL */
#define OMAP54XX_TCM1_MEM_RETSTATE_SHIFT					10
#define OMAP54XX_TCM1_MEM_RETSTATE_WIDTH					0x1
#define OMAP54XX_TCM1_MEM_RETSTATE_MASK						(1 << 10)

/* Used by PM_IVA_PWRSTST */
#define OMAP54XX_TCM1_MEM_STATEST_SHIFT						8
#define OMAP54XX_TCM1_MEM_STATEST_WIDTH						0x2
#define OMAP54XX_TCM1_MEM_STATEST_MASK						(0x3 << 8)

/* Used by PM_IVA_PWRSTCTRL */
#define OMAP54XX_TCM2_MEM_ONSTATE_SHIFT						22
#define OMAP54XX_TCM2_MEM_ONSTATE_WIDTH						0x2
#define OMAP54XX_TCM2_MEM_ONSTATE_MASK						(0x3 << 22)

/* Used by PM_IVA_PWRSTCTRL */
#define OMAP54XX_TCM2_MEM_RETSTATE_SHIFT					11
#define OMAP54XX_TCM2_MEM_RETSTATE_WIDTH					0x1
#define OMAP54XX_TCM2_MEM_RETSTATE_MASK						(1 << 11)

/* Used by PM_IVA_PWRSTST */
#define OMAP54XX_TCM2_MEM_STATEST_SHIFT						10
#define OMAP54XX_TCM2_MEM_STATEST_WIDTH						0x2
#define OMAP54XX_TCM2_MEM_STATEST_MASK						(0x3 << 10)

/* Used by PRM_VP_CORE_VLIMITTO, PRM_VP_MM_VLIMITTO, PRM_VP_MPU_VLIMITTO */
#define OMAP54XX_TIMEOUT_SHIFT							0
#define OMAP54XX_TIMEOUT_WIDTH							0x10
#define OMAP54XX_TIMEOUT_MASK							(0xffff << 0)

/* Used by PRM_VP_CORE_CONFIG, PRM_VP_MM_CONFIG, PRM_VP_MPU_CONFIG */
#define OMAP54XX_TIMEOUTEN_SHIFT						3
#define OMAP54XX_TIMEOUTEN_WIDTH						0x1
#define OMAP54XX_TIMEOUTEN_MASK							(1 << 3)

/* Used by PRM_IRQENABLE_IPU, PRM_IRQENABLE_MPU */
#define OMAP54XX_TRANSITION_EN_SHIFT						8
#define OMAP54XX_TRANSITION_EN_WIDTH						0x1
#define OMAP54XX_TRANSITION_EN_MASK						(1 << 8)

/* Used by PRM_IRQSTATUS_IPU, PRM_IRQSTATUS_MPU */
#define OMAP54XX_TRANSITION_ST_SHIFT						8
#define OMAP54XX_TRANSITION_ST_WIDTH						0x1
#define OMAP54XX_TRANSITION_ST_MASK						(1 << 8)

/* Used by PRM_DEBUG_TRANS_CFG */
#define OMAP54XX_TRIGGER_CLEAR_SHIFT						2
#define OMAP54XX_TRIGGER_CLEAR_WIDTH						0x1
#define OMAP54XX_TRIGGER_CLEAR_MASK						(1 << 2)

/* Used by PRM_RSTST */
#define OMAP54XX_TSHUT_CORE_RST_SHIFT						13
#define OMAP54XX_TSHUT_CORE_RST_WIDTH						0x1
#define OMAP54XX_TSHUT_CORE_RST_MASK						(1 << 13)

/* Used by PRM_RSTST */
#define OMAP54XX_TSHUT_MM_RST_SHIFT						12
#define OMAP54XX_TSHUT_MM_RST_WIDTH						0x1
#define OMAP54XX_TSHUT_MM_RST_MASK						(1 << 12)

/* Used by PRM_RSTST */
#define OMAP54XX_TSHUT_MPU_RST_SHIFT						11
#define OMAP54XX_TSHUT_MPU_RST_WIDTH						0x1
#define OMAP54XX_TSHUT_MPU_RST_MASK						(1 << 11)

/* Used by PRM_VC_VAL_BYPASS */
#define OMAP54XX_VALID_SHIFT							24
#define OMAP54XX_VALID_WIDTH							0x1
#define OMAP54XX_VALID_MASK							(1 << 24)

/* Used by PRM_IRQENABLE_IPU, PRM_IRQENABLE_MPU */
#define OMAP54XX_VC_BYPASSACK_EN_SHIFT						14
#define OMAP54XX_VC_BYPASSACK_EN_WIDTH						0x1
#define OMAP54XX_VC_BYPASSACK_EN_MASK						(1 << 14)

/* Used by PRM_IRQSTATUS_IPU, PRM_IRQSTATUS_MPU */
#define OMAP54XX_VC_BYPASSACK_ST_SHIFT						14
#define OMAP54XX_VC_BYPASSACK_ST_WIDTH						0x1
#define OMAP54XX_VC_BYPASSACK_ST_MASK						(1 << 14)

/* Used by PRM_IRQENABLE_IPU, PRM_IRQENABLE_MPU */
#define OMAP54XX_VC_CORE_VPACK_EN_SHIFT						22
#define OMAP54XX_VC_CORE_VPACK_EN_WIDTH						0x1
#define OMAP54XX_VC_CORE_VPACK_EN_MASK						(1 << 22)

/* Used by PRM_IRQSTATUS_IPU, PRM_IRQSTATUS_MPU */
#define OMAP54XX_VC_CORE_VPACK_ST_SHIFT						22
#define OMAP54XX_VC_CORE_VPACK_ST_WIDTH						0x1
#define OMAP54XX_VC_CORE_VPACK_ST_MASK						(1 << 22)

/* Used by PRM_IRQENABLE_IPU, PRM_IRQENABLE_MPU */
#define OMAP54XX_VC_MM_VPACK_EN_SHIFT						30
#define OMAP54XX_VC_MM_VPACK_EN_WIDTH						0x1
#define OMAP54XX_VC_MM_VPACK_EN_MASK						(1 << 30)

/* Used by PRM_IRQSTATUS_IPU, PRM_IRQSTATUS_MPU */
#define OMAP54XX_VC_MM_VPACK_ST_SHIFT						30
#define OMAP54XX_VC_MM_VPACK_ST_WIDTH						0x1
#define OMAP54XX_VC_MM_VPACK_ST_MASK						(1 << 30)

/* Used by PRM_IRQENABLE_MPU_2 */
#define OMAP54XX_VC_MPU_VPACK_EN_SHIFT						6
#define OMAP54XX_VC_MPU_VPACK_EN_WIDTH						0x1
#define OMAP54XX_VC_MPU_VPACK_EN_MASK						(1 << 6)

/* Used by PRM_IRQSTATUS_MPU_2 */
#define OMAP54XX_VC_MPU_VPACK_ST_SHIFT						6
#define OMAP54XX_VC_MPU_VPACK_ST_WIDTH						0x1
#define OMAP54XX_VC_MPU_VPACK_ST_MASK						(1 << 6)

/* Used by PRM_IRQENABLE_IPU, PRM_IRQENABLE_MPU */
#define OMAP54XX_VC_RAERR_EN_SHIFT						12
#define OMAP54XX_VC_RAERR_EN_WIDTH						0x1
#define OMAP54XX_VC_RAERR_EN_MASK						(1 << 12)

/* Used by PRM_IRQSTATUS_IPU, PRM_IRQSTATUS_MPU */
#define OMAP54XX_VC_RAERR_ST_SHIFT						12
#define OMAP54XX_VC_RAERR_ST_WIDTH						0x1
#define OMAP54XX_VC_RAERR_ST_MASK						(1 << 12)

/* Used by PRM_IRQENABLE_IPU, PRM_IRQENABLE_MPU */
#define OMAP54XX_VC_SAERR_EN_SHIFT						11
#define OMAP54XX_VC_SAERR_EN_WIDTH						0x1
#define OMAP54XX_VC_SAERR_EN_MASK						(1 << 11)

/* Used by PRM_IRQSTATUS_IPU, PRM_IRQSTATUS_MPU */
#define OMAP54XX_VC_SAERR_ST_SHIFT						11
#define OMAP54XX_VC_SAERR_ST_WIDTH						0x1
#define OMAP54XX_VC_SAERR_ST_MASK						(1 << 11)

/* Used by PRM_IRQENABLE_IPU, PRM_IRQENABLE_MPU */
#define OMAP54XX_VC_TOERR_EN_SHIFT						13
#define OMAP54XX_VC_TOERR_EN_WIDTH						0x1
#define OMAP54XX_VC_TOERR_EN_MASK						(1 << 13)

/* Used by PRM_IRQSTATUS_IPU, PRM_IRQSTATUS_MPU */
#define OMAP54XX_VC_TOERR_ST_SHIFT						13
#define OMAP54XX_VC_TOERR_ST_WIDTH						0x1
#define OMAP54XX_VC_TOERR_ST_MASK						(1 << 13)

/* Used by PRM_VP_CORE_VLIMITTO, PRM_VP_MM_VLIMITTO, PRM_VP_MPU_VLIMITTO */
#define OMAP54XX_VDDMAX_SHIFT							24
#define OMAP54XX_VDDMAX_WIDTH							0x8
#define OMAP54XX_VDDMAX_MASK							(0xff << 24)

/* Used by PRM_VP_CORE_VLIMITTO, PRM_VP_MM_VLIMITTO, PRM_VP_MPU_VLIMITTO */
#define OMAP54XX_VDDMIN_SHIFT							16
#define OMAP54XX_VDDMIN_WIDTH							0x8
#define OMAP54XX_VDDMIN_MASK							(0xff << 16)

/* Used by PRM_VOLTCTRL */
#define OMAP54XX_VDD_CORE_I2C_DISABLE_SHIFT					12
#define OMAP54XX_VDD_CORE_I2C_DISABLE_WIDTH					0x1
#define OMAP54XX_VDD_CORE_I2C_DISABLE_MASK					(1 << 12)

/* Used by PRM_RSTST */
#define OMAP54XX_VDD_CORE_VOLT_MGR_RST_SHIFT					8
#define OMAP54XX_VDD_CORE_VOLT_MGR_RST_WIDTH					0x1
#define OMAP54XX_VDD_CORE_VOLT_MGR_RST_MASK					(1 << 8)

/* Used by PRM_VOLTCTRL */
#define OMAP54XX_VDD_MM_I2C_DISABLE_SHIFT					14
#define OMAP54XX_VDD_MM_I2C_DISABLE_WIDTH					0x1
#define OMAP54XX_VDD_MM_I2C_DISABLE_MASK					(1 << 14)

/* Used by PRM_VOLTCTRL */
#define OMAP54XX_VDD_MM_PRESENCE_SHIFT						9
#define OMAP54XX_VDD_MM_PRESENCE_WIDTH						0x1
#define OMAP54XX_VDD_MM_PRESENCE_MASK						(1 << 9)

/* Used by PRM_RSTST */
#define OMAP54XX_VDD_MM_VOLT_MGR_RST_SHIFT					7
#define OMAP54XX_VDD_MM_VOLT_MGR_RST_WIDTH					0x1
#define OMAP54XX_VDD_MM_VOLT_MGR_RST_MASK					(1 << 7)

/* Used by PRM_VOLTCTRL */
#define OMAP54XX_VDD_MPU_I2C_DISABLE_SHIFT					13
#define OMAP54XX_VDD_MPU_I2C_DISABLE_WIDTH					0x1
#define OMAP54XX_VDD_MPU_I2C_DISABLE_MASK					(1 << 13)

/* Used by PRM_VOLTCTRL */
#define OMAP54XX_VDD_MPU_PRESENCE_SHIFT						8
#define OMAP54XX_VDD_MPU_PRESENCE_WIDTH						0x1
#define OMAP54XX_VDD_MPU_PRESENCE_MASK						(1 << 8)

/* Used by PRM_RSTST */
#define OMAP54XX_VDD_MPU_VOLT_MGR_RST_SHIFT					6
#define OMAP54XX_VDD_MPU_VOLT_MGR_RST_WIDTH					0x1
#define OMAP54XX_VDD_MPU_VOLT_MGR_RST_MASK					(1 << 6)

/* Used by PRM_VC_CORE_ERRST */
#define OMAP54XX_VFSM_RA_ERR_CORE_SHIFT						4
#define OMAP54XX_VFSM_RA_ERR_CORE_WIDTH						0x1
#define OMAP54XX_VFSM_RA_ERR_CORE_MASK						(1 << 4)

/* Used by PRM_VC_MM_ERRST */
#define OMAP54XX_VFSM_RA_ERR_MM_SHIFT						4
#define OMAP54XX_VFSM_RA_ERR_MM_WIDTH						0x1
#define OMAP54XX_VFSM_RA_ERR_MM_MASK						(1 << 4)

/* Used by PRM_VC_MPU_ERRST */
#define OMAP54XX_VFSM_RA_ERR_MPU_SHIFT						4
#define OMAP54XX_VFSM_RA_ERR_MPU_WIDTH						0x1
#define OMAP54XX_VFSM_RA_ERR_MPU_MASK						(1 << 4)

/* Used by PRM_VC_CORE_ERRST */
#define OMAP54XX_VFSM_SA_ERR_CORE_SHIFT						3
#define OMAP54XX_VFSM_SA_ERR_CORE_WIDTH						0x1
#define OMAP54XX_VFSM_SA_ERR_CORE_MASK						(1 << 3)

/* Used by PRM_VC_MM_ERRST */
#define OMAP54XX_VFSM_SA_ERR_MM_SHIFT						3
#define OMAP54XX_VFSM_SA_ERR_MM_WIDTH						0x1
#define OMAP54XX_VFSM_SA_ERR_MM_MASK						(1 << 3)

/* Used by PRM_VC_MPU_ERRST */
#define OMAP54XX_VFSM_SA_ERR_MPU_SHIFT						3
#define OMAP54XX_VFSM_SA_ERR_MPU_WIDTH						0x1
#define OMAP54XX_VFSM_SA_ERR_MPU_MASK						(1 << 3)

/* Used by PRM_VC_CORE_ERRST */
#define OMAP54XX_VFSM_TIMEOUT_ERR_CORE_SHIFT					5
#define OMAP54XX_VFSM_TIMEOUT_ERR_CORE_WIDTH					0x1
#define OMAP54XX_VFSM_TIMEOUT_ERR_CORE_MASK					(1 << 5)

/* Used by PRM_VC_MM_ERRST */
#define OMAP54XX_VFSM_TIMEOUT_ERR_MM_SHIFT					5
#define OMAP54XX_VFSM_TIMEOUT_ERR_MM_WIDTH					0x1
#define OMAP54XX_VFSM_TIMEOUT_ERR_MM_MASK					(1 << 5)

/* Used by PRM_VC_MPU_ERRST */
#define OMAP54XX_VFSM_TIMEOUT_ERR_MPU_SHIFT					5
#define OMAP54XX_VFSM_TIMEOUT_ERR_MPU_WIDTH					0x1
#define OMAP54XX_VFSM_TIMEOUT_ERR_MPU_MASK					(1 << 5)

/* Used by PRM_VC_SMPS_CORE_CONFIG */
#define OMAP54XX_VOLRA_VDD_CORE_L_SHIFT						8
#define OMAP54XX_VOLRA_VDD_CORE_L_WIDTH						0x8
#define OMAP54XX_VOLRA_VDD_CORE_L_MASK						(0xff << 8)

/* Used by PRM_VC_SMPS_MM_CONFIG */
#define OMAP54XX_VOLRA_VDD_MM_L_SHIFT						8
#define OMAP54XX_VOLRA_VDD_MM_L_WIDTH						0x8
#define OMAP54XX_VOLRA_VDD_MM_L_MASK						(0xff << 8)

/* Used by PRM_VC_SMPS_MPU_CONFIG */
#define OMAP54XX_VOLRA_VDD_MPU_L_SHIFT						8
#define OMAP54XX_VOLRA_VDD_MPU_L_WIDTH						0x8
#define OMAP54XX_VOLRA_VDD_MPU_L_MASK						(0xff << 8)

/* Used by PRM_VOLTST_MM, PRM_VOLTST_MPU */
#define OMAP54XX_VOLTSTATEST_SHIFT						0
#define OMAP54XX_VOLTSTATEST_WIDTH						0x2
#define OMAP54XX_VOLTSTATEST_MASK						(0x3 << 0)

/* Used by PRM_VP_CORE_CONFIG, PRM_VP_MM_CONFIG, PRM_VP_MPU_CONFIG */
#define OMAP54XX_VPENABLE_SHIFT							0
#define OMAP54XX_VPENABLE_WIDTH							0x1
#define OMAP54XX_VPENABLE_MASK							(1 << 0)

/* Used by PRM_VP_CORE_STATUS, PRM_VP_MM_STATUS, PRM_VP_MPU_STATUS */
#define OMAP54XX_VPINIDLE_SHIFT							0
#define OMAP54XX_VPINIDLE_WIDTH							0x1
#define OMAP54XX_VPINIDLE_MASK							(1 << 0)

/* Used by PRM_VP_CORE_VOLTAGE, PRM_VP_MM_VOLTAGE, PRM_VP_MPU_VOLTAGE */
#define OMAP54XX_VPVOLTAGE_SHIFT						0
#define OMAP54XX_VPVOLTAGE_WIDTH						0x8
#define OMAP54XX_VPVOLTAGE_MASK							(0xff << 0)

/* Used by PRM_IRQENABLE_IPU, PRM_IRQENABLE_MPU */
#define OMAP54XX_VP_CORE_EQVALUE_EN_SHIFT					20
#define OMAP54XX_VP_CORE_EQVALUE_EN_WIDTH					0x1
#define OMAP54XX_VP_CORE_EQVALUE_EN_MASK					(1 << 20)

/* Used by PRM_IRQSTATUS_IPU, PRM_IRQSTATUS_MPU */
#define OMAP54XX_VP_CORE_EQVALUE_ST_SHIFT					20
#define OMAP54XX_VP_CORE_EQVALUE_ST_WIDTH					0x1
#define OMAP54XX_VP_CORE_EQVALUE_ST_MASK					(1 << 20)

/* Used by PRM_IRQENABLE_IPU, PRM_IRQENABLE_MPU */
#define OMAP54XX_VP_CORE_MAXVDD_EN_SHIFT					18
#define OMAP54XX_VP_CORE_MAXVDD_EN_WIDTH					0x1
#define OMAP54XX_VP_CORE_MAXVDD_EN_MASK						(1 << 18)

/* Used by PRM_IRQSTATUS_IPU, PRM_IRQSTATUS_MPU */
#define OMAP54XX_VP_CORE_MAXVDD_ST_SHIFT					18
#define OMAP54XX_VP_CORE_MAXVDD_ST_WIDTH					0x1
#define OMAP54XX_VP_CORE_MAXVDD_ST_MASK						(1 << 18)

/* Used by PRM_IRQENABLE_IPU, PRM_IRQENABLE_MPU */
#define OMAP54XX_VP_CORE_MINVDD_EN_SHIFT					17
#define OMAP54XX_VP_CORE_MINVDD_EN_WIDTH					0x1
#define OMAP54XX_VP_CORE_MINVDD_EN_MASK						(1 << 17)

/* Used by PRM_IRQSTATUS_IPU, PRM_IRQSTATUS_MPU */
#define OMAP54XX_VP_CORE_MINVDD_ST_SHIFT					17
#define OMAP54XX_VP_CORE_MINVDD_ST_WIDTH					0x1
#define OMAP54XX_VP_CORE_MINVDD_ST_MASK						(1 << 17)

/* Used by PRM_IRQENABLE_IPU, PRM_IRQENABLE_MPU */
#define OMAP54XX_VP_CORE_NOSMPSACK_EN_SHIFT					19
#define OMAP54XX_VP_CORE_NOSMPSACK_EN_WIDTH					0x1
#define OMAP54XX_VP_CORE_NOSMPSACK_EN_MASK					(1 << 19)

/* Used by PRM_IRQSTATUS_IPU, PRM_IRQSTATUS_MPU */
#define OMAP54XX_VP_CORE_NOSMPSACK_ST_SHIFT					19
#define OMAP54XX_VP_CORE_NOSMPSACK_ST_WIDTH					0x1
#define OMAP54XX_VP_CORE_NOSMPSACK_ST_MASK					(1 << 19)

/* Used by PRM_IRQENABLE_IPU, PRM_IRQENABLE_MPU */
#define OMAP54XX_VP_CORE_OPPCHANGEDONE_EN_SHIFT					16
#define OMAP54XX_VP_CORE_OPPCHANGEDONE_EN_WIDTH					0x1
#define OMAP54XX_VP_CORE_OPPCHANGEDONE_EN_MASK					(1 << 16)

/* Used by PRM_IRQSTATUS_IPU, PRM_IRQSTATUS_MPU */
#define OMAP54XX_VP_CORE_OPPCHANGEDONE_ST_SHIFT					16
#define OMAP54XX_VP_CORE_OPPCHANGEDONE_ST_WIDTH					0x1
#define OMAP54XX_VP_CORE_OPPCHANGEDONE_ST_MASK					(1 << 16)

/* Used by PRM_IRQENABLE_IPU, PRM_IRQENABLE_MPU */
#define OMAP54XX_VP_CORE_TRANXDONE_EN_SHIFT					21
#define OMAP54XX_VP_CORE_TRANXDONE_EN_WIDTH					0x1
#define OMAP54XX_VP_CORE_TRANXDONE_EN_MASK					(1 << 21)

/* Used by PRM_IRQSTATUS_IPU, PRM_IRQSTATUS_MPU */
#define OMAP54XX_VP_CORE_TRANXDONE_ST_SHIFT					21
#define OMAP54XX_VP_CORE_TRANXDONE_ST_WIDTH					0x1
#define OMAP54XX_VP_CORE_TRANXDONE_ST_MASK					(1 << 21)

/* Used by PRM_IRQENABLE_IPU, PRM_IRQENABLE_MPU */
#define OMAP54XX_VP_MM_EQVALUE_EN_SHIFT						28
#define OMAP54XX_VP_MM_EQVALUE_EN_WIDTH						0x1
#define OMAP54XX_VP_MM_EQVALUE_EN_MASK						(1 << 28)

/* Used by PRM_IRQSTATUS_IPU, PRM_IRQSTATUS_MPU */
#define OMAP54XX_VP_MM_EQVALUE_ST_SHIFT						28
#define OMAP54XX_VP_MM_EQVALUE_ST_WIDTH						0x1
#define OMAP54XX_VP_MM_EQVALUE_ST_MASK						(1 << 28)

/* Used by PRM_IRQENABLE_IPU, PRM_IRQENABLE_MPU */
#define OMAP54XX_VP_MM_MAXVDD_EN_SHIFT						26
#define OMAP54XX_VP_MM_MAXVDD_EN_WIDTH						0x1
#define OMAP54XX_VP_MM_MAXVDD_EN_MASK						(1 << 26)

/* Used by PRM_IRQSTATUS_IPU, PRM_IRQSTATUS_MPU */
#define OMAP54XX_VP_MM_MAXVDD_ST_SHIFT						26
#define OMAP54XX_VP_MM_MAXVDD_ST_WIDTH						0x1
#define OMAP54XX_VP_MM_MAXVDD_ST_MASK						(1 << 26)

/* Used by PRM_IRQENABLE_IPU, PRM_IRQENABLE_MPU */
#define OMAP54XX_VP_MM_MINVDD_EN_SHIFT						25
#define OMAP54XX_VP_MM_MINVDD_EN_WIDTH						0x1
#define OMAP54XX_VP_MM_MINVDD_EN_MASK						(1 << 25)

/* Used by PRM_IRQSTATUS_IPU, PRM_IRQSTATUS_MPU */
#define OMAP54XX_VP_MM_MINVDD_ST_SHIFT						25
#define OMAP54XX_VP_MM_MINVDD_ST_WIDTH						0x1
#define OMAP54XX_VP_MM_MINVDD_ST_MASK						(1 << 25)

/* Used by PRM_IRQENABLE_IPU, PRM_IRQENABLE_MPU */
#define OMAP54XX_VP_MM_NOSMPSACK_EN_SHIFT					27
#define OMAP54XX_VP_MM_NOSMPSACK_EN_WIDTH					0x1
#define OMAP54XX_VP_MM_NOSMPSACK_EN_MASK					(1 << 27)

/* Used by PRM_IRQSTATUS_IPU, PRM_IRQSTATUS_MPU */
#define OMAP54XX_VP_MM_NOSMPSACK_ST_SHIFT					27
#define OMAP54XX_VP_MM_NOSMPSACK_ST_WIDTH					0x1
#define OMAP54XX_VP_MM_NOSMPSACK_ST_MASK					(1 << 27)

/* Used by PRM_IRQENABLE_IPU, PRM_IRQENABLE_MPU */
#define OMAP54XX_VP_MM_OPPCHANGEDONE_EN_SHIFT					24
#define OMAP54XX_VP_MM_OPPCHANGEDONE_EN_WIDTH					0x1
#define OMAP54XX_VP_MM_OPPCHANGEDONE_EN_MASK					(1 << 24)

/* Used by PRM_IRQSTATUS_IPU, PRM_IRQSTATUS_MPU */
#define OMAP54XX_VP_MM_OPPCHANGEDONE_ST_SHIFT					24
#define OMAP54XX_VP_MM_OPPCHANGEDONE_ST_WIDTH					0x1
#define OMAP54XX_VP_MM_OPPCHANGEDONE_ST_MASK					(1 << 24)

/* Used by PRM_IRQENABLE_IPU, PRM_IRQENABLE_MPU */
#define OMAP54XX_VP_MM_TRANXDONE_EN_SHIFT					29
#define OMAP54XX_VP_MM_TRANXDONE_EN_WIDTH					0x1
#define OMAP54XX_VP_MM_TRANXDONE_EN_MASK					(1 << 29)

/* Used by PRM_IRQSTATUS_IPU, PRM_IRQSTATUS_MPU */
#define OMAP54XX_VP_MM_TRANXDONE_ST_SHIFT					29
#define OMAP54XX_VP_MM_TRANXDONE_ST_WIDTH					0x1
#define OMAP54XX_VP_MM_TRANXDONE_ST_MASK					(1 << 29)

/* Used by PRM_IRQENABLE_MPU_2 */
#define OMAP54XX_VP_MPU_EQVALUE_EN_SHIFT					4
#define OMAP54XX_VP_MPU_EQVALUE_EN_WIDTH					0x1
#define OMAP54XX_VP_MPU_EQVALUE_EN_MASK						(1 << 4)

/* Used by PRM_IRQSTATUS_MPU_2 */
#define OMAP54XX_VP_MPU_EQVALUE_ST_SHIFT					4
#define OMAP54XX_VP_MPU_EQVALUE_ST_WIDTH					0x1
#define OMAP54XX_VP_MPU_EQVALUE_ST_MASK						(1 << 4)

/* Used by PRM_IRQENABLE_MPU_2 */
#define OMAP54XX_VP_MPU_MAXVDD_EN_SHIFT						2
#define OMAP54XX_VP_MPU_MAXVDD_EN_WIDTH						0x1
#define OMAP54XX_VP_MPU_MAXVDD_EN_MASK						(1 << 2)

/* Used by PRM_IRQSTATUS_MPU_2 */
#define OMAP54XX_VP_MPU_MAXVDD_ST_SHIFT						2
#define OMAP54XX_VP_MPU_MAXVDD_ST_WIDTH						0x1
#define OMAP54XX_VP_MPU_MAXVDD_ST_MASK						(1 << 2)

/* Used by PRM_IRQENABLE_MPU_2 */
#define OMAP54XX_VP_MPU_MINVDD_EN_SHIFT						1
#define OMAP54XX_VP_MPU_MINVDD_EN_WIDTH						0x1
#define OMAP54XX_VP_MPU_MINVDD_EN_MASK						(1 << 1)

/* Used by PRM_IRQSTATUS_MPU_2 */
#define OMAP54XX_VP_MPU_MINVDD_ST_SHIFT						1
#define OMAP54XX_VP_MPU_MINVDD_ST_WIDTH						0x1
#define OMAP54XX_VP_MPU_MINVDD_ST_MASK						(1 << 1)

/* Used by PRM_IRQENABLE_MPU_2 */
#define OMAP54XX_VP_MPU_NOSMPSACK_EN_SHIFT					3
#define OMAP54XX_VP_MPU_NOSMPSACK_EN_WIDTH					0x1
#define OMAP54XX_VP_MPU_NOSMPSACK_EN_MASK					(1 << 3)

/* Used by PRM_IRQSTATUS_MPU_2 */
#define OMAP54XX_VP_MPU_NOSMPSACK_ST_SHIFT					3
#define OMAP54XX_VP_MPU_NOSMPSACK_ST_WIDTH					0x1
#define OMAP54XX_VP_MPU_NOSMPSACK_ST_MASK					(1 << 3)

/* Used by PRM_IRQENABLE_MPU_2 */
#define OMAP54XX_VP_MPU_OPPCHANGEDONE_EN_SHIFT					0
#define OMAP54XX_VP_MPU_OPPCHANGEDONE_EN_WIDTH					0x1
#define OMAP54XX_VP_MPU_OPPCHANGEDONE_EN_MASK					(1 << 0)

/* Used by PRM_IRQSTATUS_MPU_2 */
#define OMAP54XX_VP_MPU_OPPCHANGEDONE_ST_SHIFT					0
#define OMAP54XX_VP_MPU_OPPCHANGEDONE_ST_WIDTH					0x1
#define OMAP54XX_VP_MPU_OPPCHANGEDONE_ST_MASK					(1 << 0)

/* Used by PRM_IRQENABLE_MPU_2 */
#define OMAP54XX_VP_MPU_TRANXDONE_EN_SHIFT					5
#define OMAP54XX_VP_MPU_TRANXDONE_EN_WIDTH					0x1
#define OMAP54XX_VP_MPU_TRANXDONE_EN_MASK					(1 << 5)

/* Used by PRM_IRQSTATUS_MPU_2 */
#define OMAP54XX_VP_MPU_TRANXDONE_ST_SHIFT					5
#define OMAP54XX_VP_MPU_TRANXDONE_ST_WIDTH					0x1
#define OMAP54XX_VP_MPU_TRANXDONE_ST_MASK					(1 << 5)

/* Used by PRM_SRAM_COUNT */
#define OMAP54XX_VSETUPCNT_VALUE_SHIFT						8
#define OMAP54XX_VSETUPCNT_VALUE_WIDTH						0x8
#define OMAP54XX_VSETUPCNT_VALUE_MASK						(0xff << 8)

/* Used by PRM_VP_CORE_VSTEPMAX, PRM_VP_MM_VSTEPMAX, PRM_VP_MPU_VSTEPMAX */
#define OMAP54XX_VSTEPMAX_SHIFT							0
#define OMAP54XX_VSTEPMAX_WIDTH							0x8
#define OMAP54XX_VSTEPMAX_MASK							(0xff << 0)

/* Used by PRM_VP_CORE_VSTEPMIN, PRM_VP_MM_VSTEPMIN, PRM_VP_MPU_VSTEPMIN */
#define OMAP54XX_VSTEPMIN_SHIFT							0
#define OMAP54XX_VSTEPMIN_WIDTH							0x8
#define OMAP54XX_VSTEPMIN_MASK							(0xff << 0)

/* Used by PM_DSS_DSS_WKDEP */
#define OMAP54XX_WKUPDEP_DISPC_DSP_SHIFT					2
#define OMAP54XX_WKUPDEP_DISPC_DSP_WIDTH					0x1
#define OMAP54XX_WKUPDEP_DISPC_DSP_MASK						(1 << 2)

/* Used by PM_DSS_DSS_WKDEP */
#define OMAP54XX_WKUPDEP_DISPC_IPU_SHIFT					1
#define OMAP54XX_WKUPDEP_DISPC_IPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_DISPC_IPU_MASK						(1 << 1)

/* Used by PM_DSS_DSS_WKDEP */
#define OMAP54XX_WKUPDEP_DISPC_MPU_SHIFT					0
#define OMAP54XX_WKUPDEP_DISPC_MPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_DISPC_MPU_MASK						(1 << 0)

/* Used by PM_DSS_DSS_WKDEP */
#define OMAP54XX_WKUPDEP_DISPC_SDMA_SHIFT					3
#define OMAP54XX_WKUPDEP_DISPC_SDMA_WIDTH					0x1
#define OMAP54XX_WKUPDEP_DISPC_SDMA_MASK					(1 << 3)

/* Used by PM_ABE_DMIC_WKDEP */
#define OMAP54XX_WKUPDEP_DMIC_DMA_DSP_SHIFT					6
#define OMAP54XX_WKUPDEP_DMIC_DMA_DSP_WIDTH					0x1
#define OMAP54XX_WKUPDEP_DMIC_DMA_DSP_MASK					(1 << 6)

/* Used by PM_ABE_DMIC_WKDEP */
#define OMAP54XX_WKUPDEP_DMIC_DMA_SDMA_SHIFT					7
#define OMAP54XX_WKUPDEP_DMIC_DMA_SDMA_WIDTH					0x1
#define OMAP54XX_WKUPDEP_DMIC_DMA_SDMA_MASK					(1 << 7)

/* Used by PM_ABE_DMIC_WKDEP */
#define OMAP54XX_WKUPDEP_DMIC_IRQ_DSP_SHIFT					2
#define OMAP54XX_WKUPDEP_DMIC_IRQ_DSP_WIDTH					0x1
#define OMAP54XX_WKUPDEP_DMIC_IRQ_DSP_MASK					(1 << 2)

/* Used by PM_ABE_DMIC_WKDEP */
#define OMAP54XX_WKUPDEP_DMIC_IRQ_MPU_SHIFT					0
#define OMAP54XX_WKUPDEP_DMIC_IRQ_MPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_DMIC_IRQ_MPU_MASK					(1 << 0)

/* Used by PM_DSS_DSS_WKDEP */
#define OMAP54XX_WKUPDEP_DSI1_A_DSP_SHIFT					6
#define OMAP54XX_WKUPDEP_DSI1_A_DSP_WIDTH					0x1
#define OMAP54XX_WKUPDEP_DSI1_A_DSP_MASK					(1 << 6)

/* Used by PM_DSS_DSS_WKDEP */
#define OMAP54XX_WKUPDEP_DSI1_A_IPU_SHIFT					5
#define OMAP54XX_WKUPDEP_DSI1_A_IPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_DSI1_A_IPU_MASK					(1 << 5)

/* Used by PM_DSS_DSS_WKDEP */
#define OMAP54XX_WKUPDEP_DSI1_A_MPU_SHIFT					4
#define OMAP54XX_WKUPDEP_DSI1_A_MPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_DSI1_A_MPU_MASK					(1 << 4)

/* Used by PM_DSS_DSS_WKDEP */
#define OMAP54XX_WKUPDEP_DSI1_A_SDMA_SHIFT					7
#define OMAP54XX_WKUPDEP_DSI1_A_SDMA_WIDTH					0x1
#define OMAP54XX_WKUPDEP_DSI1_A_SDMA_MASK					(1 << 7)

/* Used by PM_DSS_DSS_WKDEP */
#define OMAP54XX_WKUPDEP_DSI1_B_DSP_SHIFT					10
#define OMAP54XX_WKUPDEP_DSI1_B_DSP_WIDTH					0x1
#define OMAP54XX_WKUPDEP_DSI1_B_DSP_MASK					(1 << 10)

/* Used by PM_DSS_DSS_WKDEP */
#define OMAP54XX_WKUPDEP_DSI1_B_IPU_SHIFT					9
#define OMAP54XX_WKUPDEP_DSI1_B_IPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_DSI1_B_IPU_MASK					(1 << 9)

/* Used by PM_DSS_DSS_WKDEP */
#define OMAP54XX_WKUPDEP_DSI1_B_MPU_SHIFT					8
#define OMAP54XX_WKUPDEP_DSI1_B_MPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_DSI1_B_MPU_MASK					(1 << 8)

/* Used by PM_DSS_DSS_WKDEP */
#define OMAP54XX_WKUPDEP_DSI1_B_SDMA_SHIFT					11
#define OMAP54XX_WKUPDEP_DSI1_B_SDMA_WIDTH					0x1
#define OMAP54XX_WKUPDEP_DSI1_B_SDMA_MASK					(1 << 11)

/* Used by PM_DSS_DSS_WKDEP */
#define OMAP54XX_WKUPDEP_DSI1_C_DSP_SHIFT					17
#define OMAP54XX_WKUPDEP_DSI1_C_DSP_WIDTH					0x1
#define OMAP54XX_WKUPDEP_DSI1_C_DSP_MASK					(1 << 17)

/* Used by PM_DSS_DSS_WKDEP */
#define OMAP54XX_WKUPDEP_DSI1_C_IPU_SHIFT					16
#define OMAP54XX_WKUPDEP_DSI1_C_IPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_DSI1_C_IPU_MASK					(1 << 16)

/* Used by PM_DSS_DSS_WKDEP */
#define OMAP54XX_WKUPDEP_DSI1_C_MPU_SHIFT					15
#define OMAP54XX_WKUPDEP_DSI1_C_MPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_DSI1_C_MPU_MASK					(1 << 15)

/* Used by PM_DSS_DSS_WKDEP */
#define OMAP54XX_WKUPDEP_DSI1_C_SDMA_SHIFT					18
#define OMAP54XX_WKUPDEP_DSI1_C_SDMA_WIDTH					0x1
#define OMAP54XX_WKUPDEP_DSI1_C_SDMA_MASK					(1 << 18)

/* Used by PM_WKUPAON_GPIO1_WKDEP */
#define OMAP54XX_WKUPDEP_GPIO1_IRQ1_IPU_SHIFT					1
#define OMAP54XX_WKUPDEP_GPIO1_IRQ1_IPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_GPIO1_IRQ1_IPU_MASK					(1 << 1)

/* Used by PM_WKUPAON_GPIO1_WKDEP */
#define OMAP54XX_WKUPDEP_GPIO1_IRQ1_MPU_SHIFT					0
#define OMAP54XX_WKUPDEP_GPIO1_IRQ1_MPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_GPIO1_IRQ1_MPU_MASK					(1 << 0)

/* Used by PM_WKUPAON_GPIO1_WKDEP */
#define OMAP54XX_WKUPDEP_GPIO1_IRQ2_DSP_SHIFT					6
#define OMAP54XX_WKUPDEP_GPIO1_IRQ2_DSP_WIDTH					0x1
#define OMAP54XX_WKUPDEP_GPIO1_IRQ2_DSP_MASK					(1 << 6)

/* Used by PM_L4PER_GPIO2_WKDEP */
#define OMAP54XX_WKUPDEP_GPIO2_IRQ1_IPU_SHIFT					1
#define OMAP54XX_WKUPDEP_GPIO2_IRQ1_IPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_GPIO2_IRQ1_IPU_MASK					(1 << 1)

/* Used by PM_L4PER_GPIO2_WKDEP */
#define OMAP54XX_WKUPDEP_GPIO2_IRQ1_MPU_SHIFT					0
#define OMAP54XX_WKUPDEP_GPIO2_IRQ1_MPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_GPIO2_IRQ1_MPU_MASK					(1 << 0)

/* Used by PM_L4PER_GPIO2_WKDEP */
#define OMAP54XX_WKUPDEP_GPIO2_IRQ2_DSP_SHIFT					6
#define OMAP54XX_WKUPDEP_GPIO2_IRQ2_DSP_WIDTH					0x1
#define OMAP54XX_WKUPDEP_GPIO2_IRQ2_DSP_MASK					(1 << 6)

/* Used by PM_L4PER_GPIO3_WKDEP */
#define OMAP54XX_WKUPDEP_GPIO3_IRQ1_MPU_SHIFT					0
#define OMAP54XX_WKUPDEP_GPIO3_IRQ1_MPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_GPIO3_IRQ1_MPU_MASK					(1 << 0)

/* Used by PM_L4PER_GPIO3_WKDEP */
#define OMAP54XX_WKUPDEP_GPIO3_IRQ2_DSP_SHIFT					6
#define OMAP54XX_WKUPDEP_GPIO3_IRQ2_DSP_WIDTH					0x1
#define OMAP54XX_WKUPDEP_GPIO3_IRQ2_DSP_MASK					(1 << 6)

/* Used by PM_L4PER_GPIO4_WKDEP */
#define OMAP54XX_WKUPDEP_GPIO4_IRQ1_MPU_SHIFT					0
#define OMAP54XX_WKUPDEP_GPIO4_IRQ1_MPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_GPIO4_IRQ1_MPU_MASK					(1 << 0)

/* Used by PM_L4PER_GPIO4_WKDEP */
#define OMAP54XX_WKUPDEP_GPIO4_IRQ2_DSP_SHIFT					6
#define OMAP54XX_WKUPDEP_GPIO4_IRQ2_DSP_WIDTH					0x1
#define OMAP54XX_WKUPDEP_GPIO4_IRQ2_DSP_MASK					(1 << 6)

/* Used by PM_L4PER_GPIO5_WKDEP */
#define OMAP54XX_WKUPDEP_GPIO5_IRQ1_MPU_SHIFT					0
#define OMAP54XX_WKUPDEP_GPIO5_IRQ1_MPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_GPIO5_IRQ1_MPU_MASK					(1 << 0)

/* Used by PM_L4PER_GPIO5_WKDEP */
#define OMAP54XX_WKUPDEP_GPIO5_IRQ2_DSP_SHIFT					6
#define OMAP54XX_WKUPDEP_GPIO5_IRQ2_DSP_WIDTH					0x1
#define OMAP54XX_WKUPDEP_GPIO5_IRQ2_DSP_MASK					(1 << 6)

/* Used by PM_L4PER_GPIO6_WKDEP */
#define OMAP54XX_WKUPDEP_GPIO6_IRQ1_MPU_SHIFT					0
#define OMAP54XX_WKUPDEP_GPIO6_IRQ1_MPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_GPIO6_IRQ1_MPU_MASK					(1 << 0)

/* Used by PM_L4PER_GPIO6_WKDEP */
#define OMAP54XX_WKUPDEP_GPIO6_IRQ2_DSP_SHIFT					6
#define OMAP54XX_WKUPDEP_GPIO6_IRQ2_DSP_WIDTH					0x1
#define OMAP54XX_WKUPDEP_GPIO6_IRQ2_DSP_MASK					(1 << 6)

/* Used by PM_L4PER_GPIO7_WKDEP */
#define OMAP54XX_WKUPDEP_GPIO7_IRQ1_MPU_SHIFT					0
#define OMAP54XX_WKUPDEP_GPIO7_IRQ1_MPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_GPIO7_IRQ1_MPU_MASK					(1 << 0)

/* Used by PM_L4PER_GPIO8_WKDEP */
#define OMAP54XX_WKUPDEP_GPIO8_IRQ1_MPU_SHIFT					0
#define OMAP54XX_WKUPDEP_GPIO8_IRQ1_MPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_GPIO8_IRQ1_MPU_MASK					(1 << 0)

/* Used by PM_DSS_DSS_WKDEP */
#define OMAP54XX_WKUPDEP_HDMIDMA_SDMA_SHIFT					19
#define OMAP54XX_WKUPDEP_HDMIDMA_SDMA_WIDTH					0x1
#define OMAP54XX_WKUPDEP_HDMIDMA_SDMA_MASK					(1 << 19)

/* Used by PM_DSS_DSS_WKDEP */
#define OMAP54XX_WKUPDEP_HDMIIRQ_DSP_SHIFT					14
#define OMAP54XX_WKUPDEP_HDMIIRQ_DSP_WIDTH					0x1
#define OMAP54XX_WKUPDEP_HDMIIRQ_DSP_MASK					(1 << 14)

/* Used by PM_DSS_DSS_WKDEP */
#define OMAP54XX_WKUPDEP_HDMIIRQ_IPU_SHIFT					13
#define OMAP54XX_WKUPDEP_HDMIIRQ_IPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_HDMIIRQ_IPU_MASK					(1 << 13)

/* Used by PM_DSS_DSS_WKDEP */
#define OMAP54XX_WKUPDEP_HDMIIRQ_MPU_SHIFT					12
#define OMAP54XX_WKUPDEP_HDMIIRQ_MPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_HDMIIRQ_MPU_MASK					(1 << 12)

/* Used by PM_L3INIT_HSI_WKDEP */
#define OMAP54XX_WKUPDEP_HSI_DSP_DSP_SHIFT					6
#define OMAP54XX_WKUPDEP_HSI_DSP_DSP_WIDTH					0x1
#define OMAP54XX_WKUPDEP_HSI_DSP_DSP_MASK					(1 << 6)

/* Used by PM_L3INIT_HSI_WKDEP */
#define OMAP54XX_WKUPDEP_HSI_MCU_IPU_SHIFT					1
#define OMAP54XX_WKUPDEP_HSI_MCU_IPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_HSI_MCU_IPU_MASK					(1 << 1)

/* Used by PM_L3INIT_HSI_WKDEP */
#define OMAP54XX_WKUPDEP_HSI_MCU_MPU_SHIFT					0
#define OMAP54XX_WKUPDEP_HSI_MCU_MPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_HSI_MCU_MPU_MASK					(1 << 0)

/* Used by PM_L4PER_I2C1_WKDEP */
#define OMAP54XX_WKUPDEP_I2C1_DMA_SDMA_SHIFT					7
#define OMAP54XX_WKUPDEP_I2C1_DMA_SDMA_WIDTH					0x1
#define OMAP54XX_WKUPDEP_I2C1_DMA_SDMA_MASK					(1 << 7)

/* Used by PM_L4PER_I2C1_WKDEP */
#define OMAP54XX_WKUPDEP_I2C1_IRQ_IPU_SHIFT					1
#define OMAP54XX_WKUPDEP_I2C1_IRQ_IPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_I2C1_IRQ_IPU_MASK					(1 << 1)

/* Used by PM_L4PER_I2C1_WKDEP */
#define OMAP54XX_WKUPDEP_I2C1_IRQ_MPU_SHIFT					0
#define OMAP54XX_WKUPDEP_I2C1_IRQ_MPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_I2C1_IRQ_MPU_MASK					(1 << 0)

/* Used by PM_L4PER_I2C2_WKDEP */
#define OMAP54XX_WKUPDEP_I2C2_DMA_SDMA_SHIFT					7
#define OMAP54XX_WKUPDEP_I2C2_DMA_SDMA_WIDTH					0x1
#define OMAP54XX_WKUPDEP_I2C2_DMA_SDMA_MASK					(1 << 7)

/* Used by PM_L4PER_I2C2_WKDEP */
#define OMAP54XX_WKUPDEP_I2C2_IRQ_IPU_SHIFT					1
#define OMAP54XX_WKUPDEP_I2C2_IRQ_IPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_I2C2_IRQ_IPU_MASK					(1 << 1)

/* Used by PM_L4PER_I2C2_WKDEP */
#define OMAP54XX_WKUPDEP_I2C2_IRQ_MPU_SHIFT					0
#define OMAP54XX_WKUPDEP_I2C2_IRQ_MPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_I2C2_IRQ_MPU_MASK					(1 << 0)

/* Used by PM_L4PER_I2C3_WKDEP */
#define OMAP54XX_WKUPDEP_I2C3_DMA_SDMA_SHIFT					7
#define OMAP54XX_WKUPDEP_I2C3_DMA_SDMA_WIDTH					0x1
#define OMAP54XX_WKUPDEP_I2C3_DMA_SDMA_MASK					(1 << 7)

/* Used by PM_L4PER_I2C3_WKDEP */
#define OMAP54XX_WKUPDEP_I2C3_IRQ_IPU_SHIFT					1
#define OMAP54XX_WKUPDEP_I2C3_IRQ_IPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_I2C3_IRQ_IPU_MASK					(1 << 1)

/* Used by PM_L4PER_I2C3_WKDEP */
#define OMAP54XX_WKUPDEP_I2C3_IRQ_MPU_SHIFT					0
#define OMAP54XX_WKUPDEP_I2C3_IRQ_MPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_I2C3_IRQ_MPU_MASK					(1 << 0)

/* Used by PM_L4PER_I2C4_WKDEP */
#define OMAP54XX_WKUPDEP_I2C4_DMA_SDMA_SHIFT					7
#define OMAP54XX_WKUPDEP_I2C4_DMA_SDMA_WIDTH					0x1
#define OMAP54XX_WKUPDEP_I2C4_DMA_SDMA_MASK					(1 << 7)

/* Used by PM_L4PER_I2C4_WKDEP */
#define OMAP54XX_WKUPDEP_I2C4_IRQ_IPU_SHIFT					1
#define OMAP54XX_WKUPDEP_I2C4_IRQ_IPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_I2C4_IRQ_IPU_MASK					(1 << 1)

/* Used by PM_L4PER_I2C4_WKDEP */
#define OMAP54XX_WKUPDEP_I2C4_IRQ_MPU_SHIFT					0
#define OMAP54XX_WKUPDEP_I2C4_IRQ_MPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_I2C4_IRQ_MPU_MASK					(1 << 0)

/* Used by PM_L4PER_I2C5_WKDEP */
#define OMAP54XX_WKUPDEP_I2C5_IRQ_MPU_SHIFT					0
#define OMAP54XX_WKUPDEP_I2C5_IRQ_MPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_I2C5_IRQ_MPU_MASK					(1 << 0)

/* Used by PM_WKUPAON_KBD_WKDEP */
#define OMAP54XX_WKUPDEP_KBD_MPU_SHIFT						0
#define OMAP54XX_WKUPDEP_KBD_MPU_WIDTH						0x1
#define OMAP54XX_WKUPDEP_KBD_MPU_MASK						(1 << 0)

/* Used by PM_ABE_MCASP_WKDEP */
#define OMAP54XX_WKUPDEP_MCASP_DMA_DSP_SHIFT					6
#define OMAP54XX_WKUPDEP_MCASP_DMA_DSP_WIDTH					0x1
#define OMAP54XX_WKUPDEP_MCASP_DMA_DSP_MASK					(1 << 6)

/* Used by PM_ABE_MCASP_WKDEP */
#define OMAP54XX_WKUPDEP_MCASP_DMA_SDMA_SHIFT					7
#define OMAP54XX_WKUPDEP_MCASP_DMA_SDMA_WIDTH					0x1
#define OMAP54XX_WKUPDEP_MCASP_DMA_SDMA_MASK					(1 << 7)

/* Used by PM_ABE_MCASP_WKDEP */
#define OMAP54XX_WKUPDEP_MCASP_IRQ_DSP_SHIFT					2
#define OMAP54XX_WKUPDEP_MCASP_IRQ_DSP_WIDTH					0x1
#define OMAP54XX_WKUPDEP_MCASP_IRQ_DSP_MASK					(1 << 2)

/* Used by PM_ABE_MCASP_WKDEP */
#define OMAP54XX_WKUPDEP_MCASP_IRQ_MPU_SHIFT					0
#define OMAP54XX_WKUPDEP_MCASP_IRQ_MPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_MCASP_IRQ_MPU_MASK					(1 << 0)

/* Used by PM_ABE_MCBSP1_WKDEP */
#define OMAP54XX_WKUPDEP_MCBSP1_DSP_SHIFT					2
#define OMAP54XX_WKUPDEP_MCBSP1_DSP_WIDTH					0x1
#define OMAP54XX_WKUPDEP_MCBSP1_DSP_MASK					(1 << 2)

/* Used by PM_ABE_MCBSP1_WKDEP */
#define OMAP54XX_WKUPDEP_MCBSP1_MPU_SHIFT					0
#define OMAP54XX_WKUPDEP_MCBSP1_MPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_MCBSP1_MPU_MASK					(1 << 0)

/* Used by PM_ABE_MCBSP1_WKDEP */
#define OMAP54XX_WKUPDEP_MCBSP1_SDMA_SHIFT					3
#define OMAP54XX_WKUPDEP_MCBSP1_SDMA_WIDTH					0x1
#define OMAP54XX_WKUPDEP_MCBSP1_SDMA_MASK					(1 << 3)

/* Used by PM_ABE_MCBSP2_WKDEP */
#define OMAP54XX_WKUPDEP_MCBSP2_DSP_SHIFT					2
#define OMAP54XX_WKUPDEP_MCBSP2_DSP_WIDTH					0x1
#define OMAP54XX_WKUPDEP_MCBSP2_DSP_MASK					(1 << 2)

/* Used by PM_ABE_MCBSP2_WKDEP */
#define OMAP54XX_WKUPDEP_MCBSP2_MPU_SHIFT					0
#define OMAP54XX_WKUPDEP_MCBSP2_MPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_MCBSP2_MPU_MASK					(1 << 0)

/* Used by PM_ABE_MCBSP2_WKDEP */
#define OMAP54XX_WKUPDEP_MCBSP2_SDMA_SHIFT					3
#define OMAP54XX_WKUPDEP_MCBSP2_SDMA_WIDTH					0x1
#define OMAP54XX_WKUPDEP_MCBSP2_SDMA_MASK					(1 << 3)

/* Used by PM_ABE_MCBSP3_WKDEP */
#define OMAP54XX_WKUPDEP_MCBSP3_DSP_SHIFT					2
#define OMAP54XX_WKUPDEP_MCBSP3_DSP_WIDTH					0x1
#define OMAP54XX_WKUPDEP_MCBSP3_DSP_MASK					(1 << 2)

/* Used by PM_ABE_MCBSP3_WKDEP */
#define OMAP54XX_WKUPDEP_MCBSP3_MPU_SHIFT					0
#define OMAP54XX_WKUPDEP_MCBSP3_MPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_MCBSP3_MPU_MASK					(1 << 0)

/* Used by PM_ABE_MCBSP3_WKDEP */
#define OMAP54XX_WKUPDEP_MCBSP3_SDMA_SHIFT					3
#define OMAP54XX_WKUPDEP_MCBSP3_SDMA_WIDTH					0x1
#define OMAP54XX_WKUPDEP_MCBSP3_SDMA_MASK					(1 << 3)

/* Used by PM_ABE_MCPDM_WKDEP */
#define OMAP54XX_WKUPDEP_MCPDM_DMA_DSP_SHIFT					6
#define OMAP54XX_WKUPDEP_MCPDM_DMA_DSP_WIDTH					0x1
#define OMAP54XX_WKUPDEP_MCPDM_DMA_DSP_MASK					(1 << 6)

/* Used by PM_ABE_MCPDM_WKDEP */
#define OMAP54XX_WKUPDEP_MCPDM_DMA_SDMA_SHIFT					7
#define OMAP54XX_WKUPDEP_MCPDM_DMA_SDMA_WIDTH					0x1
#define OMAP54XX_WKUPDEP_MCPDM_DMA_SDMA_MASK					(1 << 7)

/* Used by PM_ABE_MCPDM_WKDEP */
#define OMAP54XX_WKUPDEP_MCPDM_IRQ_DSP_SHIFT					2
#define OMAP54XX_WKUPDEP_MCPDM_IRQ_DSP_WIDTH					0x1
#define OMAP54XX_WKUPDEP_MCPDM_IRQ_DSP_MASK					(1 << 2)

/* Used by PM_ABE_MCPDM_WKDEP */
#define OMAP54XX_WKUPDEP_MCPDM_IRQ_MPU_SHIFT					0
#define OMAP54XX_WKUPDEP_MCPDM_IRQ_MPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_MCPDM_IRQ_MPU_MASK					(1 << 0)

/* Used by PM_L4PER_MCSPI1_WKDEP */
#define OMAP54XX_WKUPDEP_MCSPI1_DSP_SHIFT					2
#define OMAP54XX_WKUPDEP_MCSPI1_DSP_WIDTH					0x1
#define OMAP54XX_WKUPDEP_MCSPI1_DSP_MASK					(1 << 2)

/* Used by PM_L4PER_MCSPI1_WKDEP */
#define OMAP54XX_WKUPDEP_MCSPI1_IPU_SHIFT					1
#define OMAP54XX_WKUPDEP_MCSPI1_IPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_MCSPI1_IPU_MASK					(1 << 1)

/* Used by PM_L4PER_MCSPI1_WKDEP */
#define OMAP54XX_WKUPDEP_MCSPI1_MPU_SHIFT					0
#define OMAP54XX_WKUPDEP_MCSPI1_MPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_MCSPI1_MPU_MASK					(1 << 0)

/* Used by PM_L4PER_MCSPI1_WKDEP */
#define OMAP54XX_WKUPDEP_MCSPI1_SDMA_SHIFT					3
#define OMAP54XX_WKUPDEP_MCSPI1_SDMA_WIDTH					0x1
#define OMAP54XX_WKUPDEP_MCSPI1_SDMA_MASK					(1 << 3)

/* Used by PM_L4PER_MCSPI2_WKDEP */
#define OMAP54XX_WKUPDEP_MCSPI2_IPU_SHIFT					1
#define OMAP54XX_WKUPDEP_MCSPI2_IPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_MCSPI2_IPU_MASK					(1 << 1)

/* Used by PM_L4PER_MCSPI2_WKDEP */
#define OMAP54XX_WKUPDEP_MCSPI2_MPU_SHIFT					0
#define OMAP54XX_WKUPDEP_MCSPI2_MPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_MCSPI2_MPU_MASK					(1 << 0)

/* Used by PM_L4PER_MCSPI2_WKDEP */
#define OMAP54XX_WKUPDEP_MCSPI2_SDMA_SHIFT					3
#define OMAP54XX_WKUPDEP_MCSPI2_SDMA_WIDTH					0x1
#define OMAP54XX_WKUPDEP_MCSPI2_SDMA_MASK					(1 << 3)

/* Used by PM_L4PER_MCSPI3_WKDEP */
#define OMAP54XX_WKUPDEP_MCSPI3_MPU_SHIFT					0
#define OMAP54XX_WKUPDEP_MCSPI3_MPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_MCSPI3_MPU_MASK					(1 << 0)

/* Used by PM_L4PER_MCSPI3_WKDEP */
#define OMAP54XX_WKUPDEP_MCSPI3_SDMA_SHIFT					3
#define OMAP54XX_WKUPDEP_MCSPI3_SDMA_WIDTH					0x1
#define OMAP54XX_WKUPDEP_MCSPI3_SDMA_MASK					(1 << 3)

/* Used by PM_L4PER_MCSPI4_WKDEP */
#define OMAP54XX_WKUPDEP_MCSPI4_MPU_SHIFT					0
#define OMAP54XX_WKUPDEP_MCSPI4_MPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_MCSPI4_MPU_MASK					(1 << 0)

/* Used by PM_L4PER_MCSPI4_WKDEP */
#define OMAP54XX_WKUPDEP_MCSPI4_SDMA_SHIFT					3
#define OMAP54XX_WKUPDEP_MCSPI4_SDMA_WIDTH					0x1
#define OMAP54XX_WKUPDEP_MCSPI4_SDMA_MASK					(1 << 3)

/* Used by PM_L3INIT_MMC1_WKDEP */
#define OMAP54XX_WKUPDEP_MMC1_DSP_SHIFT						2
#define OMAP54XX_WKUPDEP_MMC1_DSP_WIDTH						0x1
#define OMAP54XX_WKUPDEP_MMC1_DSP_MASK						(1 << 2)

/* Used by PM_L3INIT_MMC1_WKDEP */
#define OMAP54XX_WKUPDEP_MMC1_IPU_SHIFT						1
#define OMAP54XX_WKUPDEP_MMC1_IPU_WIDTH						0x1
#define OMAP54XX_WKUPDEP_MMC1_IPU_MASK						(1 << 1)

/* Used by PM_L3INIT_MMC1_WKDEP */
#define OMAP54XX_WKUPDEP_MMC1_MPU_SHIFT						0
#define OMAP54XX_WKUPDEP_MMC1_MPU_WIDTH						0x1
#define OMAP54XX_WKUPDEP_MMC1_MPU_MASK						(1 << 0)

/* Used by PM_L3INIT_MMC1_WKDEP */
#define OMAP54XX_WKUPDEP_MMC1_SDMA_SHIFT					3
#define OMAP54XX_WKUPDEP_MMC1_SDMA_WIDTH					0x1
#define OMAP54XX_WKUPDEP_MMC1_SDMA_MASK						(1 << 3)

/* Used by PM_L3INIT_MMC2_WKDEP */
#define OMAP54XX_WKUPDEP_MMC2_DSP_SHIFT						2
#define OMAP54XX_WKUPDEP_MMC2_DSP_WIDTH						0x1
#define OMAP54XX_WKUPDEP_MMC2_DSP_MASK						(1 << 2)

/* Used by PM_L3INIT_MMC2_WKDEP */
#define OMAP54XX_WKUPDEP_MMC2_IPU_SHIFT						1
#define OMAP54XX_WKUPDEP_MMC2_IPU_WIDTH						0x1
#define OMAP54XX_WKUPDEP_MMC2_IPU_MASK						(1 << 1)

/* Used by PM_L3INIT_MMC2_WKDEP */
#define OMAP54XX_WKUPDEP_MMC2_MPU_SHIFT						0
#define OMAP54XX_WKUPDEP_MMC2_MPU_WIDTH						0x1
#define OMAP54XX_WKUPDEP_MMC2_MPU_MASK						(1 << 0)

/* Used by PM_L3INIT_MMC2_WKDEP */
#define OMAP54XX_WKUPDEP_MMC2_SDMA_SHIFT					3
#define OMAP54XX_WKUPDEP_MMC2_SDMA_WIDTH					0x1
#define OMAP54XX_WKUPDEP_MMC2_SDMA_MASK						(1 << 3)

/* Used by PM_L4PER_MMC3_WKDEP */
#define OMAP54XX_WKUPDEP_MMC3_IPU_SHIFT						1
#define OMAP54XX_WKUPDEP_MMC3_IPU_WIDTH						0x1
#define OMAP54XX_WKUPDEP_MMC3_IPU_MASK						(1 << 1)

/* Used by PM_L4PER_MMC3_WKDEP */
#define OMAP54XX_WKUPDEP_MMC3_MPU_SHIFT						0
#define OMAP54XX_WKUPDEP_MMC3_MPU_WIDTH						0x1
#define OMAP54XX_WKUPDEP_MMC3_MPU_MASK						(1 << 0)

/* Used by PM_L4PER_MMC3_WKDEP */
#define OMAP54XX_WKUPDEP_MMC3_SDMA_SHIFT					3
#define OMAP54XX_WKUPDEP_MMC3_SDMA_WIDTH					0x1
#define OMAP54XX_WKUPDEP_MMC3_SDMA_MASK						(1 << 3)

/* Used by PM_L4PER_MMC4_WKDEP */
#define OMAP54XX_WKUPDEP_MMC4_MPU_SHIFT						0
#define OMAP54XX_WKUPDEP_MMC4_MPU_WIDTH						0x1
#define OMAP54XX_WKUPDEP_MMC4_MPU_MASK						(1 << 0)

/* Used by PM_L4PER_MMC4_WKDEP */
#define OMAP54XX_WKUPDEP_MMC4_SDMA_SHIFT					3
#define OMAP54XX_WKUPDEP_MMC4_SDMA_WIDTH					0x1
#define OMAP54XX_WKUPDEP_MMC4_SDMA_MASK						(1 << 3)

/* Used by PM_L4PER_MMC5_WKDEP */
#define OMAP54XX_WKUPDEP_MMC5_MPU_SHIFT						0
#define OMAP54XX_WKUPDEP_MMC5_MPU_WIDTH						0x1
#define OMAP54XX_WKUPDEP_MMC5_MPU_MASK						(1 << 0)

/* Used by PM_L4PER_MMC5_WKDEP */
#define OMAP54XX_WKUPDEP_MMC5_SDMA_SHIFT					3
#define OMAP54XX_WKUPDEP_MMC5_SDMA_WIDTH					0x1
#define OMAP54XX_WKUPDEP_MMC5_SDMA_MASK						(1 << 3)

/* Used by PM_L3INIT_SATA_WKDEP */
#define OMAP54XX_WKUPDEP_SATA_MPU_SHIFT						0
#define OMAP54XX_WKUPDEP_SATA_MPU_WIDTH						0x1
#define OMAP54XX_WKUPDEP_SATA_MPU_MASK						(1 << 0)

/* Used by PM_ABE_SLIMBUS1_WKDEP */
#define OMAP54XX_WKUPDEP_SLIMBUS1_DMA_DSP_SHIFT					6
#define OMAP54XX_WKUPDEP_SLIMBUS1_DMA_DSP_WIDTH					0x1
#define OMAP54XX_WKUPDEP_SLIMBUS1_DMA_DSP_MASK					(1 << 6)

/* Used by PM_ABE_SLIMBUS1_WKDEP */
#define OMAP54XX_WKUPDEP_SLIMBUS1_DMA_SDMA_SHIFT				7
#define OMAP54XX_WKUPDEP_SLIMBUS1_DMA_SDMA_WIDTH				0x1
#define OMAP54XX_WKUPDEP_SLIMBUS1_DMA_SDMA_MASK					(1 << 7)

/* Used by PM_ABE_SLIMBUS1_WKDEP */
#define OMAP54XX_WKUPDEP_SLIMBUS1_IRQ_DSP_SHIFT					2
#define OMAP54XX_WKUPDEP_SLIMBUS1_IRQ_DSP_WIDTH					0x1
#define OMAP54XX_WKUPDEP_SLIMBUS1_IRQ_DSP_MASK					(1 << 2)

/* Used by PM_ABE_SLIMBUS1_WKDEP */
#define OMAP54XX_WKUPDEP_SLIMBUS1_IRQ_MPU_SHIFT					0
#define OMAP54XX_WKUPDEP_SLIMBUS1_IRQ_MPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_SLIMBUS1_IRQ_MPU_MASK					(1 << 0)

/* Used by PM_COREAON_SMARTREFLEX_CORE_WKDEP */
#define OMAP54XX_WKUPDEP_SMARTREFLEX_CORE_IPU_SHIFT				1
#define OMAP54XX_WKUPDEP_SMARTREFLEX_CORE_IPU_WIDTH				0x1
#define OMAP54XX_WKUPDEP_SMARTREFLEX_CORE_IPU_MASK				(1 << 1)

/* Used by PM_COREAON_SMARTREFLEX_CORE_WKDEP */
#define OMAP54XX_WKUPDEP_SMARTREFLEX_CORE_MPU_SHIFT				0
#define OMAP54XX_WKUPDEP_SMARTREFLEX_CORE_MPU_WIDTH				0x1
#define OMAP54XX_WKUPDEP_SMARTREFLEX_CORE_MPU_MASK				(1 << 0)

/* Used by PM_COREAON_SMARTREFLEX_MM_WKDEP */
#define OMAP54XX_WKUPDEP_SMARTREFLEX_MM_MPU_SHIFT				0
#define OMAP54XX_WKUPDEP_SMARTREFLEX_MM_MPU_WIDTH				0x1
#define OMAP54XX_WKUPDEP_SMARTREFLEX_MM_MPU_MASK				(1 << 0)

/* Used by PM_COREAON_SMARTREFLEX_MPU_WKDEP */
#define OMAP54XX_WKUPDEP_SMARTREFLEX_MPU_MPU_SHIFT				0
#define OMAP54XX_WKUPDEP_SMARTREFLEX_MPU_MPU_WIDTH				0x1
#define OMAP54XX_WKUPDEP_SMARTREFLEX_MPU_MPU_MASK				(1 << 0)

/* Used by PM_L4PER_TIMER10_WKDEP */
#define OMAP54XX_WKUPDEP_TIMER10_MPU_SHIFT					0
#define OMAP54XX_WKUPDEP_TIMER10_MPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_TIMER10_MPU_MASK					(1 << 0)

/* Used by PM_L4PER_TIMER11_WKDEP */
#define OMAP54XX_WKUPDEP_TIMER11_IPU_SHIFT					1
#define OMAP54XX_WKUPDEP_TIMER11_IPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_TIMER11_IPU_MASK					(1 << 1)

/* Used by PM_L4PER_TIMER11_WKDEP */
#define OMAP54XX_WKUPDEP_TIMER11_MPU_SHIFT					0
#define OMAP54XX_WKUPDEP_TIMER11_MPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_TIMER11_MPU_MASK					(1 << 0)

/* Used by PM_WKUPAON_TIMER12_WKDEP */
#define OMAP54XX_WKUPDEP_TIMER12_MPU_SHIFT					0
#define OMAP54XX_WKUPDEP_TIMER12_MPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_TIMER12_MPU_MASK					(1 << 0)

/* Used by PM_WKUPAON_TIMER1_WKDEP */
#define OMAP54XX_WKUPDEP_TIMER1_MPU_SHIFT					0
#define OMAP54XX_WKUPDEP_TIMER1_MPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_TIMER1_MPU_MASK					(1 << 0)

/* Used by PM_L4PER_TIMER2_WKDEP */
#define OMAP54XX_WKUPDEP_TIMER2_MPU_SHIFT					0
#define OMAP54XX_WKUPDEP_TIMER2_MPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_TIMER2_MPU_MASK					(1 << 0)

/* Used by PM_L4PER_TIMER3_WKDEP */
#define OMAP54XX_WKUPDEP_TIMER3_IPU_SHIFT					1
#define OMAP54XX_WKUPDEP_TIMER3_IPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_TIMER3_IPU_MASK					(1 << 1)

/* Used by PM_L4PER_TIMER3_WKDEP */
#define OMAP54XX_WKUPDEP_TIMER3_MPU_SHIFT					0
#define OMAP54XX_WKUPDEP_TIMER3_MPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_TIMER3_MPU_MASK					(1 << 0)

/* Used by PM_L4PER_TIMER4_WKDEP */
#define OMAP54XX_WKUPDEP_TIMER4_IPU_SHIFT					1
#define OMAP54XX_WKUPDEP_TIMER4_IPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_TIMER4_IPU_MASK					(1 << 1)

/* Used by PM_L4PER_TIMER4_WKDEP */
#define OMAP54XX_WKUPDEP_TIMER4_MPU_SHIFT					0
#define OMAP54XX_WKUPDEP_TIMER4_MPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_TIMER4_MPU_MASK					(1 << 0)

/* Used by PM_ABE_TIMER5_WKDEP */
#define OMAP54XX_WKUPDEP_TIMER5_DSP_SHIFT					2
#define OMAP54XX_WKUPDEP_TIMER5_DSP_WIDTH					0x1
#define OMAP54XX_WKUPDEP_TIMER5_DSP_MASK					(1 << 2)

/* Used by PM_ABE_TIMER5_WKDEP */
#define OMAP54XX_WKUPDEP_TIMER5_MPU_SHIFT					0
#define OMAP54XX_WKUPDEP_TIMER5_MPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_TIMER5_MPU_MASK					(1 << 0)

/* Used by PM_ABE_TIMER6_WKDEP */
#define OMAP54XX_WKUPDEP_TIMER6_DSP_SHIFT					2
#define OMAP54XX_WKUPDEP_TIMER6_DSP_WIDTH					0x1
#define OMAP54XX_WKUPDEP_TIMER6_DSP_MASK					(1 << 2)

/* Used by PM_ABE_TIMER6_WKDEP */
#define OMAP54XX_WKUPDEP_TIMER6_MPU_SHIFT					0
#define OMAP54XX_WKUPDEP_TIMER6_MPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_TIMER6_MPU_MASK					(1 << 0)

/* Used by PM_ABE_TIMER7_WKDEP */
#define OMAP54XX_WKUPDEP_TIMER7_DSP_SHIFT					2
#define OMAP54XX_WKUPDEP_TIMER7_DSP_WIDTH					0x1
#define OMAP54XX_WKUPDEP_TIMER7_DSP_MASK					(1 << 2)

/* Used by PM_ABE_TIMER7_WKDEP */
#define OMAP54XX_WKUPDEP_TIMER7_MPU_SHIFT					0
#define OMAP54XX_WKUPDEP_TIMER7_MPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_TIMER7_MPU_MASK					(1 << 0)

/* Used by PM_ABE_TIMER8_WKDEP */
#define OMAP54XX_WKUPDEP_TIMER8_DSP_SHIFT					2
#define OMAP54XX_WKUPDEP_TIMER8_DSP_WIDTH					0x1
#define OMAP54XX_WKUPDEP_TIMER8_DSP_MASK					(1 << 2)

/* Used by PM_ABE_TIMER8_WKDEP */
#define OMAP54XX_WKUPDEP_TIMER8_MPU_SHIFT					0
#define OMAP54XX_WKUPDEP_TIMER8_MPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_TIMER8_MPU_MASK					(1 << 0)

/* Used by PM_L4PER_TIMER9_WKDEP */
#define OMAP54XX_WKUPDEP_TIMER9_IPU_SHIFT					1
#define OMAP54XX_WKUPDEP_TIMER9_IPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_TIMER9_IPU_MASK					(1 << 1)

/* Used by PM_L4PER_TIMER9_WKDEP */
#define OMAP54XX_WKUPDEP_TIMER9_MPU_SHIFT					0
#define OMAP54XX_WKUPDEP_TIMER9_MPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_TIMER9_MPU_MASK					(1 << 0)

/* Used by PM_L4PER_UART1_WKDEP */
#define OMAP54XX_WKUPDEP_UART1_MPU_SHIFT					0
#define OMAP54XX_WKUPDEP_UART1_MPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_UART1_MPU_MASK						(1 << 0)

/* Used by PM_L4PER_UART1_WKDEP */
#define OMAP54XX_WKUPDEP_UART1_SDMA_SHIFT					3
#define OMAP54XX_WKUPDEP_UART1_SDMA_WIDTH					0x1
#define OMAP54XX_WKUPDEP_UART1_SDMA_MASK					(1 << 3)

/* Used by PM_L4PER_UART2_WKDEP */
#define OMAP54XX_WKUPDEP_UART2_MPU_SHIFT					0
#define OMAP54XX_WKUPDEP_UART2_MPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_UART2_MPU_MASK						(1 << 0)

/* Used by PM_L4PER_UART2_WKDEP */
#define OMAP54XX_WKUPDEP_UART2_SDMA_SHIFT					3
#define OMAP54XX_WKUPDEP_UART2_SDMA_WIDTH					0x1
#define OMAP54XX_WKUPDEP_UART2_SDMA_MASK					(1 << 3)

/* Used by PM_L4PER_UART3_WKDEP */
#define OMAP54XX_WKUPDEP_UART3_DSP_SHIFT					2
#define OMAP54XX_WKUPDEP_UART3_DSP_WIDTH					0x1
#define OMAP54XX_WKUPDEP_UART3_DSP_MASK						(1 << 2)

/* Used by PM_L4PER_UART3_WKDEP */
#define OMAP54XX_WKUPDEP_UART3_IPU_SHIFT					1
#define OMAP54XX_WKUPDEP_UART3_IPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_UART3_IPU_MASK						(1 << 1)

/* Used by PM_L4PER_UART3_WKDEP */
#define OMAP54XX_WKUPDEP_UART3_MPU_SHIFT					0
#define OMAP54XX_WKUPDEP_UART3_MPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_UART3_MPU_MASK						(1 << 0)

/* Used by PM_L4PER_UART3_WKDEP */
#define OMAP54XX_WKUPDEP_UART3_SDMA_SHIFT					3
#define OMAP54XX_WKUPDEP_UART3_SDMA_WIDTH					0x1
#define OMAP54XX_WKUPDEP_UART3_SDMA_MASK					(1 << 3)

/* Used by PM_L4PER_UART4_WKDEP */
#define OMAP54XX_WKUPDEP_UART4_MPU_SHIFT					0
#define OMAP54XX_WKUPDEP_UART4_MPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_UART4_MPU_MASK						(1 << 0)

/* Used by PM_L4PER_UART4_WKDEP */
#define OMAP54XX_WKUPDEP_UART4_SDMA_SHIFT					3
#define OMAP54XX_WKUPDEP_UART4_SDMA_WIDTH					0x1
#define OMAP54XX_WKUPDEP_UART4_SDMA_MASK					(1 << 3)

/* Used by PM_L4PER_UART5_WKDEP */
#define OMAP54XX_WKUPDEP_UART5_MPU_SHIFT					0
#define OMAP54XX_WKUPDEP_UART5_MPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_UART5_MPU_MASK						(1 << 0)

/* Used by PM_L4PER_UART5_WKDEP */
#define OMAP54XX_WKUPDEP_UART5_SDMA_SHIFT					3
#define OMAP54XX_WKUPDEP_UART5_SDMA_WIDTH					0x1
#define OMAP54XX_WKUPDEP_UART5_SDMA_MASK					(1 << 3)

/* Used by PM_L4PER_UART6_WKDEP */
#define OMAP54XX_WKUPDEP_UART6_MPU_SHIFT					0
#define OMAP54XX_WKUPDEP_UART6_MPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_UART6_MPU_MASK						(1 << 0)

/* Used by PM_L4PER_UART6_WKDEP */
#define OMAP54XX_WKUPDEP_UART6_SDMA_SHIFT					3
#define OMAP54XX_WKUPDEP_UART6_SDMA_WIDTH					0x1
#define OMAP54XX_WKUPDEP_UART6_SDMA_MASK					(1 << 3)

/* Used by PM_L3INIT_UNIPRO2_WKDEP */
#define OMAP54XX_WKUPDEP_UNIPRO2_MPU_SHIFT					0
#define OMAP54XX_WKUPDEP_UNIPRO2_MPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_UNIPRO2_MPU_MASK					(1 << 0)

/* Used by PM_L3INIT_USB_HOST_HS_WKDEP */
#define OMAP54XX_WKUPDEP_USB_HOST_HS_IPU_SHIFT					1
#define OMAP54XX_WKUPDEP_USB_HOST_HS_IPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_USB_HOST_HS_IPU_MASK					(1 << 1)

/* Used by PM_L3INIT_USB_HOST_HS_WKDEP */
#define OMAP54XX_WKUPDEP_USB_HOST_HS_MPU_SHIFT					0
#define OMAP54XX_WKUPDEP_USB_HOST_HS_MPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_USB_HOST_HS_MPU_MASK					(1 << 0)

/* Used by PM_L3INIT_USB_OTG_SS_WKDEP */
#define OMAP54XX_WKUPDEP_USB_OTG_SS_IPU_SHIFT					1
#define OMAP54XX_WKUPDEP_USB_OTG_SS_IPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_USB_OTG_SS_IPU_MASK					(1 << 1)

/* Used by PM_L3INIT_USB_OTG_SS_WKDEP */
#define OMAP54XX_WKUPDEP_USB_OTG_SS_MPU_SHIFT					0
#define OMAP54XX_WKUPDEP_USB_OTG_SS_MPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_USB_OTG_SS_MPU_MASK					(1 << 0)

/* Used by PM_L3INIT_USB_TLL_HS_WKDEP */
#define OMAP54XX_WKUPDEP_USB_TLL_HS_IPU_SHIFT					1
#define OMAP54XX_WKUPDEP_USB_TLL_HS_IPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_USB_TLL_HS_IPU_MASK					(1 << 1)

/* Used by PM_L3INIT_USB_TLL_HS_WKDEP */
#define OMAP54XX_WKUPDEP_USB_TLL_HS_MPU_SHIFT					0
#define OMAP54XX_WKUPDEP_USB_TLL_HS_MPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_USB_TLL_HS_MPU_MASK					(1 << 0)

/* Used by PM_WKUPAON_WD_TIMER2_WKDEP */
#define OMAP54XX_WKUPDEP_WD_TIMER2_MPU_SHIFT					0
#define OMAP54XX_WKUPDEP_WD_TIMER2_MPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_WD_TIMER2_MPU_MASK					(1 << 0)

/* Used by PM_ABE_WD_TIMER3_WKDEP */
#define OMAP54XX_WKUPDEP_WD_TIMER3_MPU_SHIFT					0
#define OMAP54XX_WKUPDEP_WD_TIMER3_MPU_WIDTH					0x1
#define OMAP54XX_WKUPDEP_WD_TIMER3_MPU_MASK					(1 << 0)

/* Used by PRM_IO_PMCTRL */
#define OMAP54XX_WUCLK_CTRL_SHIFT						8
#define OMAP54XX_WUCLK_CTRL_WIDTH						0x1
#define OMAP54XX_WUCLK_CTRL_MASK						(1 << 8)

/* Used by PRM_IO_PMCTRL */
#define OMAP54XX_WUCLK_STATUS_SHIFT						9
#define OMAP54XX_WUCLK_STATUS_WIDTH						0x1
#define OMAP54XX_WUCLK_STATUS_MASK						(1 << 9)

/* Used by REVISION_PRM */
#define OMAP54XX_X_MAJOR_SHIFT							8
#define OMAP54XX_X_MAJOR_WIDTH							0x3
#define OMAP54XX_X_MAJOR_MASK							(0x7 << 8)

/* Used by REVISION_PRM */
#define OMAP54XX_Y_MINOR_SHIFT							0
#define OMAP54XX_Y_MINOR_WIDTH							0x6
#define OMAP54XX_Y_MINOR_MASK							(0x3f << 0)
#endif