summaryrefslogtreecommitdiffstats
path: root/include/dt-bindings/clock/r8a77990-cpg-mssr.h
AgeCommit message (Collapse)AuthorFilesLines
2018-04-24clk: renesas: Add r8a77990 CPG Core Clock DefinitionsTakeshi Kihara1-0/+62
This patch adds all R-Car E3 Clock Pulse Generator Core Clock Outputs. Note that internal CPG clocks (S0, S1, S2, S3, SDSRC, POST3) are not included, as they are used as internal clock sources only, and never referenced from DT. Signed-off-by: Takeshi Kihara <takeshi.kihara.df@renesas.com> [shimoda: add SPDX-License-Identifier] Signed-off-by: Yoshihiro Shimoda <yoshihiro.shimoda.uh@renesas.com> Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>