summaryrefslogtreecommitdiffstats
path: root/include/asm-mips/mipsregs.h
AgeCommit message (Expand)AuthorFilesLines
2007-07-10[MIPS] PMC MSP71xx mips commonMarc St-Jean1-0/+33
2007-07-10[MIPS] Enable support for the userlocal hardware registerRalf Baechle1-1/+5
2007-07-06[MIPS] Fix scheduling latency issue on 24K, 34K and 74K coresRalf Baechle1-0/+2
2006-11-30[MIPS] Remove unused R10000 performance counter definitions.Ralf Baechle1-56/+0
2006-07-13[MIPS] vr41xx: Replace magic number for P4K bit with symbol.Yoichi Yuasa1-0/+1
2006-07-13[MIPS] TRACE_IRQFLAGS_SUPPORT support.Ralf Baechle1-1/+1
2006-07-13[MIPS] VR41xx: Set VR41_CONF_BP only for PrId 0x0c80.Yoichi Yuasa1-0/+1
2006-06-29[MIPS] Fix use of ehb instruction for non-R2 configurations.Ralf Baechle1-1/+2
2006-06-20Merge git://git.infradead.org/hdrcleanup-2.6Linus Torvalds1-1/+0
2006-06-19[MIPS] Cleanup __emt() a bit.Ralf Baechle1-3/+1
2006-06-01[MIPS] DSP and MDMX share the same config flag bit.Thiemo Seufer1-1/+1
2006-04-26Don't include linux/config.h from anywhere else in include/David Woodhouse1-1/+0
2006-04-19[MIPS] MT: Improved multithreading support.Ralf Baechle1-0/+133
2006-04-19[MIPS] Provide access functions for c0_badvaddr.Ralf Baechle1-0/+3
2006-01-10MIPS: DSP: Put mask field into the right place.Ralf Baechle1-1/+1
2005-10-29Virtual SMP support for the 34K.Ralf Baechle1-2/+0
2005-10-29Fix parenthesis in macros.Ralf Baechle1-3/+3
2005-10-29Philips PNX8550 support: MIPS32-like core with 2 Trimedias on it.Pete Popov1-0/+12
2005-10-29Detect the MIPS R2 vectored interrupt, external interrupt controllerRalf Baechle1-0/+1
2005-10-29Macros to access the register of processors using the new MIPSRalf Baechle1-0/+2
2005-10-29A few more macros to access MIPS R2 architecture registers.Ralf Baechle1-0/+28
2005-10-29Get the thing to compile again ...Ralf Baechle1-1/+1
2005-10-29Use macros for the RM7k cp0.config bits instead of magic numbers.Maciej W. Rozycki1-2/+7
2005-10-29Remove dead code which was causing warnings.Ralf Baechle1-3/+0
2005-10-29Support the MIPS32 / MIPS64 DSP ASE.Ralf Baechle1-0/+287
2005-10-29Cleanup decoding of MIPSxx config registers.Ralf Baechle1-1/+46
2005-10-29Better interface to run uncached cache setup code.Thiemo Seufer1-0/+3
2005-10-29Provide functions to access cop0 config4-7 registersRalf Baechle1-0/+8
2005-04-16Linux-2.6.12-rc2v2.6.12-rc2Linus Torvalds1-0/+1018
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-04 05:18:32 +0000