summaryrefslogtreecommitdiffstats
path: root/drivers/staging/rtl8723au/hal
AgeCommit message (Expand)AuthorFilesLines
2015-03-06staging: rtl8723au: odm_ConfigBB_AGC_8723A() always does 32 bit writesJes Sorensen2-13/+6
2015-03-06staging: rtl8723au: odm.c: Use rtl8723au_{read, write}32() for 32 bit registe...Jes Sorensen1-19/+16
2015-03-06staging: rtl8723au: usb_halinit.c: Use rtl8723au_{read,write}32()Jes Sorensen1-22/+21
2015-03-06staging: rtl8723au: rtl8723a_phycfg.c: Use proper register read/write functionsJes Sorensen1-12/+9
2015-03-06staging: rtl8723au: writeOFDMPowerReg() use rtl8723au_write32()Jes Sorensen1-1/+1
2015-03-06staging: rtl8723au: Clean up PHY_{Query,Set}BBReg() 32 bit read/writesJes Sorensen1-93/+116
2015-03-06staging: rtl8723au: Reduce the usage of ODM_[GS]et_BBReg()Jes Sorensen1-43/+46
2015-03-06staging: rtl8723au: Remove pointless wrappers around odm_TXPowerTrackingInit()Jes Sorensen1-10/+3
2015-03-06staging: rtl8723au: Remove a number of unused entries from struct dm_odm_tJes Sorensen1-9/+0
2015-03-06staging: rtl8723au: remove extra parentheses around right bit shift operationsAya Mahfouz2-6/+6
2015-03-06staging: rtl8723au: odm.c: Break some lines down to 80 charactersJes Sorensen1-67/+117
2015-03-06staging: rtl8723au: ODM_Write_DIG23A(): Cosmetic cleanupsJes Sorensen1-7/+8
2015-03-06staging: rtl8723au: Clean up odm_RefreshRateAdaptiveMask()Jes Sorensen1-12/+15
2015-03-06staging: rtl8723au: Clean up FindMinimumRSSI()Jes Sorensen1-6/+4
2015-03-06staging: rtl8723au: Clean up odm_RSSIMonitorCheck()Jes Sorensen1-20/+21
2015-03-06staging: rtl8723au: ODM_TXPowerTrackingCheck23a(): Remove no-op functionJes Sorensen1-20/+0
2015-03-06staging: rtl8723au: Remove write only bIsCurRDLStateJes Sorensen1-1/+0
2015-03-06staging: rtl8723au: Remove unused Funai TV hackJes Sorensen2-9/+0
2015-03-06staging: rtl8723au: Remove write-only variable ControlChannelJes Sorensen1-9/+0
2015-03-06staging: rtl8723au: SupportInterface is always set to USBJes Sorensen6-33/+22
2015-03-06staging: rtl8723au: Remove no-op ODM_CMNINFO_PLATFORMJes Sorensen2-3/+0
2015-03-06staging: rtl8723au: odm_dtc(): Remove no-op functionJes Sorensen1-7/+0
2015-03-06staging: rtl8723au: Make odm_PHY_SaveAFERegisters() readableJes Sorensen1-7/+2
2015-03-06staging: rtl8723au: ODM_RF_CALIBRATION is never setJes Sorensen1-1/+1
2015-03-06staging: rtl8723au: ODM_RF_TX_PWR_TRACK is always setJes Sorensen2-12/+2
2015-03-06staging: rtl8723au: ODM_BB_PWR_SAVE is unusedJes Sorensen1-2/+1
2015-03-06staging: rtl8723au: ODM_BB_CCK_PD is always setJes Sorensen2-5/+1
2015-03-06staging: rtl8723au: ODM_BB_RSSI_MONITOR is always setJes Sorensen2-18/+2
2015-03-06staging: rtl8723au: ODM_BB_FA_CNT is always setJes Sorensen2-12/+2
2015-03-06staging: rtl8723au: ODM_BB_DYNAMIC_TXPWR isn't used for anythingJes Sorensen1-2/+1
2015-03-06staging: rtl8723au: ODM_BB_DIG is always setJes Sorensen2-5/+3
2015-03-06staging: rtl8723au: ODM_BB_RA_MASK is always setJes Sorensen2-16/+2
2015-03-06staging: rtl8723au: ODM_MAC_EDCA_TURBO is always setJes Sorensen2-4/+0
2015-03-06staging: rtl8723au: Avoid zero initializing variables unnecessarilyJes Sorensen1-2/+2
2015-03-06staging: rtl8723au: Variable bbtchange is always falseJes Sorensen1-2/+1
2015-03-06staging: rtl8723au: rtl8723a_hal_init.c: remove unnecessary bracesDaniele Alessandrelli1-26/+14
2015-03-06staging: rtl8723au: MAX_AGGR_NUM is not usedJes Sorensen1-1/+0
2015-03-06staging: rtl8723au: The RF on an 8723au is always a 6052Jes Sorensen2-45/+1
2015-03-06staging: rtl8723au: Remove rf type from struct hal_versionJes Sorensen6-79/+13
2015-03-06staging: rtl8723au: Be more consistent in checking for 2 TX pathsJes Sorensen1-10/+8
2015-03-06staging: rtl8723au: No need for two copies of rf_typeJes Sorensen2-16/+3
2015-03-06staging: rtl8723au: Firmware always handles adaptive ratesJes Sorensen1-12/+0
2015-03-06staging: rtl8723au: rtl8723a_add_rateatid() simplyfy codeJes Sorensen1-4/+4
2015-03-06staging: rtl8723au: rates are always set via the firmware interfaceJes Sorensen5-58/+18
2015-03-06staging: rtl8723au: Use RF_AC instead of hardcoded value for RF register writeJes Sorensen1-4/+5
2015-02-26staging: rtl8723au: hal: rewrite the right hand side of an assignmentAya Mahfouz1-2/+2
2015-02-26staging: rtl8723au: hal: rewrite the right hand side of an assignmentAya Mahfouz1-2/+2
2015-02-26staging: rtl8723au: hal: rewrite the right hand side of an assignmentAya Mahfouz1-2/+2
2015-02-26staging: rtl8723au: rewrite the right hand side of an assignmentAya Mahfouz1-1/+1
2015-02-26Staging: rtl8723au: Tabs should be usedMelike Yurtoglu1-6/+6
generated by cgit v1.2.3 (git 2.39.1) at 2024-08-21 08:28:13 +0000