summaryrefslogtreecommitdiffstats
path: root/drivers/scsi/hisi_sas
AgeCommit message (Expand)AuthorFilesLines
2017-11-14Merge tag 'scsi-misc' of git://git.kernel.org/pub/scm/linux/kernel/git/jejb/scsiLinus Torvalds5-207/+364
2017-11-01scsi: sas: Convert timers to use timer_setup()Kees Cook5-26/+21
2017-10-31scsi: hisi_sas: add v3 hw port AXI error handlingXiaofei Tan1-5/+37
2017-10-31scsi: hisi_sas: add v3 hw support for AXI fatal errorXiaofei Tan1-0/+125
2017-10-31scsi: hisi_sas: complete all tasklets prior to host resetXiaofei Tan4-7/+16
2017-10-31scsi: hisi_sas: fix a bug when free device for v3 hwXiang Chen1-18/+7
2017-10-31scsi: hisi_sas: add hisi_hba.rst_work init for v3 hwXiaofei Tan3-1/+4
2017-10-31scsi: hisi_sas: add v3 hw DFX featureXiaofei Tan1-0/+30
2017-10-31scsi: hisi_sas: init connect cfg register for v3 hwXiaofei Tan1-0/+3
2017-10-31scsi: hisi_sas: check PHY state in get_wideport_bitmap_v3_hw()Xiaofei Tan1-2/+4
2017-10-25scsi: hisi_sas: use array for v2 hw AXI errorsShiju Jose2-137/+100
2017-10-25scsi: hisi_sas: fix the risk of freeing slot twiceXiaofei Tan1-3/+6
2017-10-25scsi: hisi_sas: fix NULL check in SMP abort task pathXiaofei Tan1-1/+1
2017-10-25scsi: hisi_sas: us start_phy in PHY_FUNC_LINK_RESETXiang Chen5-5/+5
2017-10-25scsi: hisi_sas: fix SATA breakpoint memory sizeXiang Chen3-6/+10
2017-10-25scsi: hisi_sas: grab hisi_hba.lock when processing slotsXiang Chen3-1/+8
2017-10-25scsi: hisi_sas: use spin_lock_irqsave() for hisi_hba.lockXiaofei Tan2-4/+6
2017-10-25scsi: hisi_sas: fix internal abort slot timeout bugXiang Chen1-0/+1
2017-10-25scsi: hisi_sas: delete get_ncq_tag_v3_hw()Xiang Chen1-15/+1
2017-09-27scsi: libsas: remove unused variable sas_haColin Ian King1-1/+0
2017-09-15scsi: libsas: kill useless ha_event and do some cleanupJason Yan1-1/+0
2017-08-25scsi: libsas: move bus_reset_handler() to target_reset_handler()Hannes Reinecke1-1/+1
2017-08-24scsi: hisi_sas: remove driver versioningJohn Garry3-6/+0
2017-08-24scsi: hisi_sas: replace kfree with scsi_host_putJohn Garry2-7/+12
2017-08-24scsi: hisi_sas: remove phy_down_v3_hw() res variableJohn Garry1-2/+1
2017-08-24scsi: hisi_sas: add phy_set_linkrate_v3_hw()Xiang Chen1-0/+39
2017-08-24scsi: hisi_sas: update some v3 register init settingsXiang Chen1-11/+4
2017-08-24scsi: hisi_sas: add reset handler for v3 hwXiang Chen4-36/+157
2017-08-10scsi: hisi_sas: kill tasklet when destroying irq in v3 hwXiang Chen1-0/+1
2017-08-10scsi: hisi_sas: fix v3 hw channel interrupt processingXiang Chen1-1/+1
2017-08-10scsi: hisi_sas: Modify v3 hw STP_LINK_TIMER settingXiang Chen1-0/+3
2017-08-10scsi: hisi_sas: add status and command buffer for internal abortXiang Chen1-1/+13
2017-08-10scsi: hisi_sas: support zone management commandsXiaofei Tan1-0/+2
2017-08-10scsi: hisi_sas: service interrupt ITCT_CLR interrupt in v2 hwXiang Chen2-21/+20
2017-08-10scsi: hisi_sas: add irq and tasklet cleanup in v2 hwXiang Chen1-47/+49
2017-08-10scsi: hisi_sas: remove repeated device config in v2 hwXiang Chen2-5/+0
2017-08-10scsi: hisi_sas: use array for v2 hw ECC errorsJohn Garry2-179/+197
2017-08-10scsi: hisi_sas: add v2 hw DFX featureXiaofei Tan3-1/+29
2017-08-10scsi: hisi_sas: fix v2 hw underflow residual valueXiang Chen1-2/+2
2017-08-10scsi: hisi_sas: avoid potential v2 hw interrupt issueXiang Chen1-9/+10
2017-08-10scsi: hisi_sas: fix reset and port ID refresh issuesXiaofei Tan3-74/+118
2017-07-12scsi: hisi_sas: make several const arrays staticColin Ian King1-5/+5
2017-07-01scsi: hisi_sas: optimise DMA slot memoryXiaofei Tan5-122/+104
2017-06-26scsi: hisi_sas: redefine hisi_sas_phy.phy_type as u32John Garry1-1/+1
2017-06-19scsi: hisi_sas: modify internal abort dev flow for v3 hwXiang Chen3-0/+45
2017-06-19scsi: hisi_sas: add v3 code to fill some more hw function pointersXiang Chen1-0/+39
2017-06-19scsi: hisi_sas: add get_wideport_bitmap_v3_hw()Xiang Chen1-0/+13
2017-06-19scsi: hisi_sas: add v3 code to send internal abort commandXiang Chen1-0/+38
2017-06-19scsi: hisi_sas: add v3 code for itct setup and freeXiang Chen1-0/+114
2017-06-19scsi: hisi_sas: add v3 code to send ATA frameXiang Chen1-0/+106
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-12 22:40:39 +0000