summaryrefslogtreecommitdiffstats
path: root/drivers/pci/dmar.c
AgeCommit message (Expand)AuthorFilesLines
2009-05-18VT-d: add device IOTLB invalidation supportYu Zhao1-8/+69
2009-05-18VT-d: parse ATSR in DMA Remapping Reporting StructureYu Zhao1-6/+106
2009-05-14intel-iommu: dmar_set_interrupt return error valueChris Wright1-1/+1
2009-05-10intel-iommu: Tidy up iommu->gcmd handlingDavid Woodhouse1-4/+2
2009-05-10intel-iommu: Clean up handling of "caching mode" vs. IOTLB flushing.David Woodhouse1-11/+3
2009-05-10intel-iommu: Clean up handling of "caching mode" vs. context flushing.David Woodhouse1-10/+3
2009-04-29Intel IOMMU Pass Through SupportFenghua Yu1-1/+10
2009-04-10intel-iommu: Avoid panic() for DRHD at address zero.David Woodhouse1-1/+10
2009-04-04intel-iommu: Handle PCI domains appropriately.David Woodhouse1-0/+1
2009-04-03Intel IOMMU Suspend/Resume Support - Queued InvalidationFenghua Yu1-15/+55
2009-03-17x86, dmar: use atomic allocations for QI and Intr-remapping initSuresh Siddha1-3/+3
2009-03-17x86, dmar: start with sane state while enabling dma and interrupt-remappingSuresh Siddha1-4/+1
2009-03-17x86, dmar: routines for disabling queued invalidation and intr remappingSuresh Siddha1-0/+36
2009-03-17x86, x2apic: enable fault handling for intr-remappingSuresh Siddha1-18/+84
2009-03-17x86, dmar: move page fault handling code to dmar.cSuresh Siddha1-0/+191
2009-03-01Merge branch 'x86/urgent' into x86/patIngo Molnar1-17/+56
2009-02-14intel-iommu: fix endless "Unknown DMAR structure type" loopTony Battersby1-0/+8
2009-02-11pci, x86, acpi: fix early_ioremap() leakYinghai Lu1-2/+5
2009-02-09VT-d: handle Invalidation Queue Error to avoid system hangYu Zhao1-16/+45
2009-02-09intel-iommu: fix build error with INTR_REMAP=y and DMAR=nJoerg Roedel1-1/+3
2009-01-03calculate agaw for each iommuWeidong Han1-0/+10
2009-01-03VT-d: fix segment number being ignored when searching DRHDYu Zhao1-18/+18
2008-10-21Merge branch 'master' of master.kernel.org:/pub/scm/linux/kernel/git/torvalds...David Woodhouse1-26/+31
2008-10-20Merge branch 'genirq-v28-for-linus' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds1-27/+34
2008-10-18dmar: fix uninitialised 'ret' variable in dmar_parse_dev()David Woodhouse1-3/+2
2008-10-18intel-iommu: IA64 supportFenghua Yu1-8/+11
2008-10-17dmar: remove the quirk which disables dma-remapping when intr-remapping enabledYouquan Song1-15/+5
2008-10-17dmar: context cache and IOTLB invalidation using queued invalidationYouquan Song1-0/+56
2008-10-17dmar: use spin_lock_irqsave() in qi_submit_sync()Suresh Siddha1-6/+13
2008-10-16dmar: fix dmar_parse_dev() devices_cnt error condition checkSuresh Siddha1-1/+1
2008-10-16dmar: use list_for_each_entry_safe() in dmar_dev_scope_init()Suresh Siddha1-4/+4
2008-10-16dmar: initialize the return value in dmar_parse_dev()Yinghai Lu1-1/+1
2008-10-16dmar: fix using early fixmap mapping for DMAR table parsingYinghai Lu1-21/+28
2008-10-15VT-d: Changes to support KVMKay, Allen M1-2/+2
2008-07-12x64, x2apic/intr-remap: disable DMA-remapping if Interrupt-remapping is detec...Suresh Siddha1-0/+25
2008-07-12x64, x2apic/intr-remap: Interrupt remapping infrastructureSuresh Siddha1-0/+16
2008-07-12x64, x2apic/intr-remap: Queued invalidation infrastructure (part of VT-d)Suresh Siddha1-0/+150
2008-07-12x64, x2apic/intr-remap: parse ioapic scope under vt-d structuresSuresh Siddha1-0/+3
2008-07-12x64, x2apic/intr-remap: Fix the need for RMRR in the DMA-remapping detectionSuresh Siddha1-3/+1
2008-07-12x64, x2apic/intr-remap: use CONFIG_DMAR for DMA-remapping specific codeSuresh Siddha1-11/+24
2008-07-12x64, x2apic/intr-remap: code re-structuring, to be used by both DMA and Inter...Suresh Siddha1-16/+73
2008-07-12x64, x2apic/intr-remap: fix the need for sequential array allocation of iommusSuresh Siddha1-2/+9
2008-07-12x64, x2apic/intr-remap: Intel vt-d, IOMMU code reorganizationSuresh Siddha1-1/+89
2008-02-23copyright owner and author clean up for intel iommu and related filesmark gross1-4/+5
2008-02-06Genericizing iova.[ch]David Miller1-0/+1
2008-02-01PCI: More Sanity checks for DMARFenghua Yu1-3/+17
2007-10-22Intel IOMMU: DMAR detection and parsing logicKeshavamurthy, Anil S1-0/+329