summaryrefslogtreecommitdiffstats
path: root/drivers/pci/controller
AgeCommit message (Expand)AuthorFilesLines
2019-11-28Merge branch 'remotes/lorenzo/pci/dwc'Bjorn Helgaas1-5/+6
2019-11-28Merge branch 'remotes/lorenzo/pci/cadence'Bjorn Helgaas9-210/+315
2019-11-28Merge branch 'remotes/lorenzo/pci/aardvark'Bjorn Helgaas1-15/+57
2019-11-28Merge branch 'pci/resource'Bjorn Helgaas6-10/+10
2019-11-21PCI: Remove unused includes and superfluous struct declarationKrzysztof Wilczynski3-0/+3
2019-11-21x86/PCI: Correct SPDX comment styleKrzysztof Wilczynski2-2/+2
2019-11-11PCI: cadence: Move all files to per-device cadence directoryTom Joseph9-47/+52
2019-11-11PCI: cadence: Refactor driver to use as a core libraryTom Joseph6-187/+287
2019-10-17PCI: aardvark: Fix big endian supportGrzegorz Jaszczyk1-5/+7
2019-10-15PCI: dwc: Fix find_next_bit() usageNiklas Cassel1-5/+6
2019-10-15PCI: aardvark: Don't rely on jiffies while holding spinlockRemi Pommarel1-5/+5
2019-10-15PCI: aardvark: Fix PCI_EXP_RTCTL register configurationRemi Pommarel1-4/+9
2019-10-15PCI: aardvark: Wait for endpoint to be ready before training linkRemi Pommarel1-0/+8
2019-10-14PCI: aardvark: Use LTSSM state to build link training flagRemi Pommarel1-1/+28
2019-10-14PCI: Add PCI_STD_NUM_BARS for the number of standard BARsDenis Efremov6-10/+10
2019-09-23Merge tag 'pci-v5.4-changes' of git://git.kernel.org/pub/scm/linux/kernel/git...Linus Torvalds22-109/+2469
2019-09-23Merge branch 'pci/trivial'Bjorn Helgaas1-2/+0
2019-09-23Merge branch 'remotes/lorenzo/pci/vmd'Bjorn Helgaas1-10/+15
2019-09-23Merge branch 'lorenzo/pci/tegra'Bjorn Helgaas8-49/+1869
2019-09-23Merge branch 'remotes/lorenzo/pci/mobiveil'Bjorn Helgaas1-3/+7
2019-09-23Merge branch 'remotes/lorenzo/pci/misc'Bjorn Helgaas6-23/+19
2019-09-23Merge branch 'remotes/lorenzo/pci/mediatek'Bjorn Helgaas1-0/+18
2019-09-23Merge branch 'remotes/lorenzo/pci/layerscape'Bjorn Helgaas3-3/+21
2019-09-23Merge branch 'remotes/lorenzo/pci/imx'Bjorn Helgaas1-0/+33
2019-09-23Merge branch 'remotes/lorenzo/pci/hv'Bjorn Helgaas1-14/+80
2019-09-23Merge branch 'remotes/lorenzo/pci/dwc'Bjorn Helgaas2-3/+5
2019-09-23Merge branch 'remotes/lorenzo/pci/al'Bjorn Helgaas4-0/+401
2019-09-20PCI: tegra: Add support to enable slot regulatorsVidya Sagar1-0/+83
2019-09-20PCI: tegra: Add support to configure sideband pinsVidya Sagar1-2/+10
2019-09-18Merge git://git.kernel.org/pub/scm/linux/kernel/git/netdev/net-nextLinus Torvalds4-0/+383
2019-09-17PCI: vmd: Fix shadow offsets to reflect spec changesJon Derrick1-3/+6
2019-09-17PCI: vmd: Fix config addressing when using bus offsetsJon Derrick1-7/+9
2019-09-16PCI: dwc: Add validation that PCIe core is set to correct modeJonathan Chocron2-0/+24
2019-09-16PCI: dwc: al: Add Amazon Annapurna Labs PCIe controller driverJonathan Chocron2-0/+377
2019-09-10PCI: hv: Use bytes 4 and 5 from instance ID as the PCI domain numbersHaiyang Zhang1-1/+1
2019-09-08PCI: tegra: Add Tegra194 PCIe supportVidya Sagar4-1/+1653
2019-09-04PCI: iproc: Propagate errors for optional PHYsThierry Reding1-6/+3
2019-09-04PCI: histb: Propagate errors for optional regulatorsThierry Reding1-2/+2
2019-09-04PCI: armada8x: Propagate errors for optional PHYsThierry Reding1-4/+3
2019-09-04PCI: imx6: Propagate errors for optional regulatorsThierry Reding1-2/+2
2019-09-04PCI: exynos: Propagate errors for optional PHYsThierry Reding1-1/+1
2019-09-04PCI: rockchip: Propagate errors for optional regulatorsThierry Reding1-8/+8
2019-08-30PCI: Remove unnecessary returnsKrzysztof Wilczynski1-2/+0
2019-08-22PCI: dwc: Return directly when num-lanes is not foundHou Zhiqiang1-2/+4
2019-08-22PCI: hv: Add a Hyper-V PCI interface driver for software backchannel interfaceHaiyang Zhang4-3/+84
2019-08-22PCI: hv: Add a paravirtual backchannel in softwareDexuan Cui1-0/+302
2019-08-21PCI: mobiveil: Fix the CPU base address setup in inbound windowHou Zhiqiang1-3/+7
2019-08-21PCI: kirin: Make structure kirin_dw_pcie_ops constantNishka Dasgupta1-1/+1
2019-08-21PCI: hv: Detect and fix Hyper-V PCI domain number collisionHaiyang Zhang1-13/+79
2019-08-15PCI: imx6: Limit DBI register lengthStefan Agner1-0/+33
generated by cgit v1.2.3 (git 2.39.1) at 2024-07-11 13:04:51 +0000