summaryrefslogtreecommitdiffstats
path: root/drivers/net/ethernet
AgeCommit message (Expand)AuthorFilesLines
2019-03-25ice: Get rid of ice_pull_tailMaciej Fijalkowski1-46/+24
2019-03-25ice: Pull out page reuse checks onto separate functionMaciej Fijalkowski1-35/+45
2019-03-25ice: Retrieve rx_buf in separate functionMaciej Fijalkowski1-33/+42
2019-03-25ice: Enable link events over the ARQBrett Creeley3-4/+98
2019-03-25ice: use irq_num var in ice_vsi_req_irq_msixAlan Brady1-4/+3
2019-03-25ice: Restore VLAN switch rule if port VLAN existed beforeMichal Swiatkowski1-1/+3
2019-03-25ice: update VSI config dynamicallyVictor Raj1-62/+13
2019-03-24net: devlink: select NET_DEVLINK from driversJiri Pirko6-0/+6
2019-03-24bnxt: set devlink port type after registrationJiri Pirko1-1/+1
2019-03-24nfp: move devlink port type set after netdev registrationJiri Pirko3-3/+19
2019-03-24mlxsw: Move devlink_port_attrs_set() call before registerJiri Pirko6-18/+21
2019-03-24bnxt: call devlink_port_type_eth_set() before port registerJiri Pirko1-1/+1
2019-03-24bnxt: set devlink port attrs properlyJiri Pirko1-0/+2
2019-03-24bnxt: add missing net/devlink.h includeJiri Pirko1-0/+1
2019-03-23net: aquantia: enable driver build for arm64 or compile_testIgor Russkikh1-1/+2
2019-03-23net: aquantia: improve LRO configurationNikita Danilov5-2/+46
2019-03-23net: aquantia: Increase rx ring default size from 1K to 2KIgor Russkikh1-1/+1
2019-03-23net: aquantia: Make RX default frame size 2KIgor Russkikh1-1/+1
2019-03-23net: aquantia: Introduce rx refill threshold valueIgor Russkikh2-0/+6
2019-03-23net: aquantia: optimize rx performance by page reuse strategyIgor Russkikh8-63/+152
2019-03-23net: aquantia: optimize rx path using larger preallocated skb lenIgor Russkikh2-9/+20
2019-03-23Merge tag 'mlx5-updates-2019-03-20' of git://git.kernel.org/pub/scm/linux/ker...David S. Miller18-112/+238
2019-03-23r8169: fix cable re-plugging issueHeiner Kallweit1-1/+1
2019-03-23net: ethernet: ti: fix possible object reference leakWen Yang1-2/+6
2019-03-23net: ibm: fix possible object reference leakWen Yang1-0/+1
2019-03-23net: xilinx: fix possible object reference leakWen Yang1-0/+2
2019-03-22net/mlx5e: Replace TC VLAN pop and push actions with VLAN modifyEli Britstein1-1/+11
2019-03-22net/mlx5e: Support VLAN modify actionEli Britstein1-2/+49
2019-03-22net/mlx5e: Add VLAN ID rewrite fieldsEli Britstein1-0/+2
2019-03-22net: Add IANA_VXLAN_UDP_PORT definition to vxlan header fileMoshe Shemesh5-8/+7
2019-03-22net/mlx5e: TX, Add geneve tunnel stateless offload supportMoshe Shemesh4-3/+77
2019-03-22net/mlx5e: Take SW parser code to a separate functionMoshe Shemesh2-24/+53
2019-03-22net: Move the definition of the default Geneve udp port to public header fileMoshe Shemesh3-3/+2
2019-03-22net/mlx5e: Remove redundant assignmentGustavo A. R. Silva1-4/+2
2019-03-22net/mlx5e: Fix compilation warning in en_tc.cSaeed Mahameed2-2/+3
2019-03-22net/mlx5e: Fix port buffer function documentation formatSaeed Mahameed1-15/+15
2019-03-22net/mlx5: Fix compilation warning in eq.cSaeed Mahameed1-4/+2
2019-03-22net/mlx5: Simplify mlx5_sriov_is_enabled() by using pci core APIParav Pandit2-8/+5
2019-03-22net/mlx5: Rename total_vfs to total_vportsParav Pandit1-2/+2
2019-03-22net/mlx5: Simplify sriov enable/disable flowParav Pandit1-36/+8
2019-03-22ice: Get VF VSI instances directly via PFAkeem G Abodunrin1-8/+27
2019-03-22ice: Don't let VF know that it is untrustedAkeem G Abodunrin1-4/+8
2019-03-22ice: Set LAN_EN for all directional rulesYashaswini Raghuram Prathivadi Bhayankaram1-3/+9
2019-03-22ice: Do not set LB_EN for prune switch rulesChristopher N Bednarz1-1/+6
2019-03-22ice: Enable LAN_EN for the right recipesYashaswini Raghuram Prathivadi Bhayankaram1-9/+20
2019-03-22ice: Add support for PF/VF promiscuous modeAkeem G Abodunrin7-31/+527
2019-03-22ice: code cleanup in ice_sched.cVictor Raj1-8/+9
2019-03-22ice: Remove unused vsi_id fieldAnirudh Venkataramanan1-1/+0
2019-03-22ice: fix some function prototype and signature style issuesBruce Allan11-87/+108
2019-03-22ice: fix the divide by zero issueKiran Patil1-1/+12
generated by cgit v1.2.3 (git 2.39.1) at 2024-08-30 13:29:10 +0000