summaryrefslogtreecommitdiffstats
path: root/drivers/irqchip/irq-gic-v3.c
AgeCommit message (Expand)AuthorFilesLines
2020-03-20irqchip/gic-v4.1: Ensure mutual exclusion betwen invalidations on the same RDMarc Zyngier1-0/+1
2020-03-19irqchip/gic-v3: Use SGIs without active state if offeredMarc Zyngier1-2/+8
2020-03-14irqchip/gic-v3: Workaround Cavium erratum 38539 when reading GICD_TYPER2Marc Zyngier1-1/+29
2020-01-28irqchip/gic-v3: Only provision redistributors that are enabled in ACPIMarc Zyngier1-2/+7
2020-01-22irqchip/gic-v3: Add GICv4.1 VPEID size discoveryMarc Zyngier1-0/+3
2020-01-22irqchip/gic-v3: Detect GICv4.1 supporting RVPEIDMarc Zyngier1-3/+18
2019-12-03Merge branch 'irq-core-for-linus' of git://git.kernel.org/pub/scm/linux/kerne...Linus Torvalds1-2/+2
2019-11-25Merge tag 'arm64-upstream' of git://git.kernel.org/pub/scm/linux/kernel/git/a...Linus Torvalds1-0/+20
2019-11-10irqchip: Remove redundant semicolon after whileDaode Huang1-2/+2
2019-10-15arm64: Relax ICC_PMR_EL1 accesses when ICC_CTLR_EL1.PMHE is clearMarc Zyngier1-0/+20
2019-09-18irqchip/gic-v3: Fix GIC_LINE_NR accessorZenghui Yu1-1/+1
2019-08-20irqchip/gic-v3: Add quirks for HIP06/07 invalid GICD_TYPER erratum 161010803Marc Zyngier1-10/+46
2019-08-20irqchip/gic-v3: Warn about inconsistent implementations of extended rangesMarc Zyngier1-0/+5
2019-08-20irqchip/gic-v3: Add EPPI range supportMarc Zyngier1-7/+35
2019-08-20irqchip/gic-v3: Dynamically allocate PPI partition descriptorsMarc Zyngier1-3/+11
2019-08-20irqchip/gic-v3: Dynamically allocate PPI NMI refcountsMarc Zyngier1-13/+34
2019-08-20irqchip/gic: Prepare for more than 16 PPIsMarc Zyngier1-7/+15
2019-08-20irqchip/gic-v3: Add ESPI range supportMarc Zyngier1-16/+69
2019-08-20irqchip/gic-v3: Add INTID range and convertion primitivesMarc Zyngier1-29/+83
2019-08-20irqchip/gic: Rework gic_configure_irq to take the full ICFGR baseMarc Zyngier1-1/+10
2019-08-07irqchip/gic-v3: Register the distributor's PA instead of its VA in fwnodeMarc Zyngier1-1/+1
2019-08-01Merge tag 'irqchip-fixes-5.3' of git://git.kernel.org/pub/scm/linux/kernel/gi...Thomas Gleixner1-0/+4
2019-07-26irqchip/gic-v3: Mark expected switch fall-throughAnders Roxell1-0/+4
2019-07-08Merge branch 'irq-core-for-linus' of git://git.kernel.org/pub/scm/linux/kerne...Linus Torvalds1-0/+3
2019-07-08Merge tag 'arm64-upstream' of git://git.kernel.org/pub/scm/linux/kernel/git/a...Linus Torvalds1-0/+7
2019-06-21arm64: Fix interrupt tracing in the presence of NMIsJulien Thierry1-0/+7
2019-06-19treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 234Thomas Gleixner1-12/+1
2019-06-11irqchip/gic-v2m: Add support for Amazon Graviton variant of GICv3+GICv2mZeev Zilberman1-0/+3
2019-04-04acpi: Create subtable parsing infrastructureKeith Busch1-5/+5
2019-02-06irqchip/gic-v3: Allow interrupts to be set as pseudo-NMIJulien Thierry1-0/+91
2019-02-06irqchip/gic-v3: Handle pseudo-NMIsJulien Thierry1-6/+36
2019-02-06irqchip/gic-v3: Detect if GIC can support pseudo-NMIsJulien Thierry1-7/+59
2019-02-06arm64: Switch to PMR masking when starting CPUsJulien Thierry1-1/+7
2019-02-06irqchip/gic-v3: Factor group0 detection into functionsJulien Thierry1-19/+36
2019-02-06irqchip/gic-v3: Switch to PMR masking before calling IRQ handlerJulien Thierry1-0/+5
2018-12-28Merge tag 'devicetree-for-4.21' of git://git.kernel.org/pub/scm/linux/kernel/...Linus Torvalds1-2/+2
2018-12-13irqchip/gic-v3: Add quirk for msm8996 broken registersSrinivas Kandagatla1-0/+20
2018-12-13irqchip/gic: Add support to device tree based quirksSrinivas Kandagatla1-0/+7
2018-11-27irqchip: Convert to using %pOFn instead of device_node.nameRob Herring1-2/+2
2018-10-03irqchip/gic-v3: Remove acknowledge loopJulien Thierry1-34/+31
2018-10-02irqchip/gic-v3-its: Change initialization ordering for LPIsMarc Zyngier1-8/+12
2018-08-20irqchip/gic-v3: Allow interrupt to be configured as wake-up sourcesMarc Zyngier1-2/+6
2018-07-16irqchip/gic-v3: Expose GICD_TYPER in the rdist structureMarc Zyngier1-2/+2
2018-06-12treewide: kzalloc() -> kcalloc()Kees Cook1-2/+3
2018-05-13irqchip/gic-v3: Add support for Message Based Interrupts as an MSI controllerMarc Zyngier1-0/+6
2018-05-13irqchip/gic-v3: Mark the base irq domain as DOMAIN_BUS_WIREDMarc Zyngier1-0/+1
2018-03-28irqchip/gic: Update supports_deactivate static key to modern apiDavidlohr Bueso1-10/+10
2018-03-22irqchip/gic-v3: Probe for SCR_EL3 being clear before resetting AP0RnMarc Zyngier1-6/+40
2018-03-20irqchip/gic-v3: Don't try to reset AP0RnMarc Zyngier1-4/+0
2018-03-20irqchip/gic-v3: Do not check trigger configuration of partitionned LPIsMarc Zyngier1-3/+10
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-21 11:52:36 +0000