summaryrefslogtreecommitdiffstats
path: root/drivers/gpu
AgeCommit message (Expand)AuthorFilesLines
2013-11-08drm/radeon: update firmware loading for hawaiiAlex Deucher2-3/+62
2013-11-08drm/radeon: update rb setup for hawaiiAlex Deucher2-2/+13
2013-11-08drm/radeon: add golden register settings for hawaiiAlex Deucher1-0/+179
2013-11-08drm/radeon: update cik_tiling_mode_table_init() for hawaiiAlex Deucher2-2/+222
2013-11-08drm/radeon: minor updates to cik.c for hawaiiAlex Deucher2-2/+9
2013-11-08drm/radeon: update cik_gpu_init() for hawaiiAlex Deucher2-0/+18
2013-11-08drm/radeon: add Hawaii chip familyAlex Deucher2-0/+2
2013-11-08drm/radeon: fix-up some float to fixed conversion thinkosAlex Deucher2-19/+5
2013-11-08drm/radeon: use HDP_MEM_COHERENCY_FLUSH_CNTL for sdma as wellAlex Deucher1-28/+12
2013-11-08drm/radeon/kms: add crtc_disable function for legacy crtcIlija Hadzic1-0/+21
2013-11-08drm/radeon/kms: unpin fb in atombios crtc disableIlija Hadzic1-0/+15
2013-11-08drm/radeon/audio: fix missing multichannel PCM SAD in some casesAnssi Hannula3-15/+45
2013-11-08drm/i915: Mask the vblank interrupt on bdw by defaultDaniel Vetter1-8/+8
2013-11-08drm/i915: Wire up cpu fifo underrun reporting support for bdwDaniel Vetter2-1/+26
2013-11-08drm/i915: Optimize gen8_enable|disable_vblank functionsDaniel Vetter1-12/+6
2013-11-08drm/i915: Wire up pipe CRC support for bdwDaniel Vetter1-0/+4
2013-11-08drm/i915: Wire up PCH interrupts for bdwDaniel Vetter1-0/+16
2013-11-08drm/i915: Wire up port A aux channelDaniel Vetter2-3/+19
2013-11-08drm/i915: Fix up the bdw pipe interrupt enable listsDaniel Vetter2-9/+10
2013-11-08drm/i915: Optimize pipe irq handling on bdwDaniel Vetter2-25/+20
2013-11-08drm/i915/bdw: Take render error interrupt out of the maskDaniel Vetter1-2/+1
2013-11-08drm/i915/bdw: Add BDW PCH check firstBen Widawsky1-5/+5
2013-11-08drm/i915: Use hsw_crt_get_config on BDWVille Syrjälä1-6/+5
2013-11-08drm/i915/bdw: Change dp aux timeout to 600us on DDIABen Widawsky1-1/+7
2013-11-08drm/i915/bdw: Enable trickle feed on BroadwellVille Syrjälä2-2/+2
2013-11-08drm/i915/bdw: WaSingleSubspanDispatchOnAALinesAndPointsBen Widawsky2-0/+4
2013-11-08drm/i915/bdw: conservative SBE VUE cache modeBen Widawsky2-0/+5
2013-11-08drm/i915/bdw: Limit SDE poly depth FIFO to 2Ben Widawsky2-0/+4
2013-11-08drm/i915/bdw: Sampler power bypass disableBen Widawsky2-0/+3
2013-11-08ddrm/i915/bdw: Disable centroid pixel perf optimizationBen Widawsky2-0/+7
2013-11-08drm/i915/bdw: BWGTLB clock gate disableBen Widawsky2-0/+3
2013-11-08drm/i915/bdw: Implement edp PSR workaroundsBen Widawsky2-0/+18
2013-11-08drm/i915/bdw: Disable semaphoresBen Widawsky1-0/+6
2013-11-08drm/i915/bdw: Create a separate BDW rps enableBen Widawsky1-0/+75
2013-11-08drm/i915/bdw: Broadwell has a max port clock of 300Mhz on HDMIDamien Lespiau1-1/+1
2013-11-08drm/i915/bdw: Don't wait for c0 threads on forcewakeBen Widawsky1-1/+2
2013-11-08drm/i915/bdw: Use HSW formula for ring freq scalingBen Widawsky1-1/+4
2013-11-08drm/i915/bdw: Support eDP PSRBen Widawsky3-4/+5
2013-11-08drm/i915/bdw: Use The GT mailbox for IPS enable/disableBen Widawsky3-11/+28
2013-11-08drm/i915/bdw: Add Broadwell display FIFO limitsVille Syrjälä2-9/+25
2013-11-08drm/i915/bdw: check DPD on port D when setting the DDI buffersPaulo Zanoni1-1/+6
2013-11-08drm/i915/bdw: BDW also has only 2 FDI lanesPaulo Zanoni1-1/+1
2013-11-08drm/i915/bdw: add support for BDW DP voltage swings and pre-emphasisPaulo Zanoni2-3/+63
2013-11-08drm/i915/bdw: add BDW DDI buf translations for eDPPaulo Zanoni1-3/+32
2013-11-08drm/i915/bdw: Add BDW DDI buffer translation valuesArt Runyan1-5/+48
2013-11-08drm/i915/bdw: Implement WaSwitchSolVfFArbitrationPriorityBen Widawsky1-0/+6
2013-11-08drm/i915/bdw: Use pipe CSC on BroadwellVille Syrjälä2-2/+2
2013-11-08drm/i915/bdw: get the correct LCPLL frequency on BroadwellPaulo Zanoni2-7/+21
2013-11-08drm/i915/bdw: Broadwell has PIPEMISCPaulo Zanoni2-2/+43
2013-11-08drm/i915/bdw: on Broadwell, the panel fitter is on the pipePaulo Zanoni1-5/+7
generated by cgit v1.2.3 (git 2.39.1) at 2025-02-23 00:12:58 +0000