summaryrefslogtreecommitdiffstats
path: root/drivers/gpu
AgeCommit message (Expand)AuthorFilesLines
2012-05-08drm/exynos: added drm prime feature.Inki Dae8-9/+353
2012-05-08drm/exynos: added cache attribute support for gem.Inki Dae1-10/+39
2012-05-07Merge branch 'for-airlied' of git://people.freedesktop.org/~danvet/drm-intel ...Dave Airlie35-124/+160
2012-05-07Merge tag 'v3.4-rc6' into drm-intel-nextDaniel Vetter35-124/+160
2012-05-07gma500: mid-bios: rewrite VBT/GCT handling in a cleaner wayKirill A. Shutemov5-131/+203
2012-05-07gma500: fix -Wmissing-include-dirs warningsKirill A. Shutemov1-1/+1
2012-05-07gma500: cdv_intel_lvds: mark cdv_intel_lvds_enc_funcs as staticKirill A. Shutemov1-1/+1
2012-05-07gma500: oaktrail_hdmi_i2c_handler(): base should be __iomemKirill A. Shutemov1-1/+1
2012-05-07gma500: lid_state should be __iomemKirill A. Shutemov1-1/+1
2012-05-07gma500: psb_irq_turn_off_dpst() fix bit operationKirill A. Shutemov1-1/+1
2012-05-07gma500: framebuffer: mark psb_fb_helper_funcs as staticKirill A. Shutemov1-1/+1
2012-05-07gma500: vram_addr should be __iomemKirill A. Shutemov2-3/+2
2012-05-07gma500: sgx_reg and vdc_reg should be __iomemKirill A. Shutemov1-2/+2
2012-05-07gma500: gtt: fix __iomem sparse warningsKirill A. Shutemov2-5/+8
2012-05-07gma500: psb_gtt_init(): drop unused variableKirill A. Shutemov1-2/+1
2012-05-07gma500: address the lid codeAlan Cox3-3/+2
2012-05-07gma500: opregion and ACPIAlan Cox11-188/+396
2012-05-04drm/radeon: clarify and extend wb setup on APUs and NI+ asicsAlex Deucher1-2/+2
2012-05-03Merge branch 'drm-intel-fixes' of git://people.freedesktop.org/~danvet/drm-in...Dave Airlie5-12/+21
2012-05-03gma500: implement backlight functionality for Cedartrail devicesAlan Cox1-63/+52
2012-05-03gma500: wide framebuffer memoryAlan Cox1-0/+2
2012-05-03gma500: Sync up Oaktrail HDMIAlan Cox1-0/+1
2012-05-03gma500: don't register the ACPI video busAlan Cox1-1/+1
2012-05-03gma500: mdfld_dsi_dpi_mode_set() do not corrupt DSPSTRIDEKirill A. Shutemov1-1/+0
2012-05-03drm/i915: enable dip before writing data on gen4Paulo Zanoni1-1/+1
2012-05-03nouveau: initialise has_optimus variable.Dave Airlie1-1/+1
2012-05-03drm/radeon: add connector table for SAM440ep embedded boardAlex Deucher2-0/+67
2012-05-03drm/radeon: avoid leaking const ib (not used yet on si and newer GPU)Jerome Glisse1-0/+5
2012-05-03drm/radeon: Original Radeons had PCI GART, not PCIe GART.Michel Dänzer1-1/+1
2012-05-03drm/radeon: remove cayman_gpu_is_lockupChristian König3-26/+6
2012-05-03drm/radeon: remove r300_gpu_is_lockupChristian König3-23/+8
2012-05-03drm/radeon: make forcing ring activity a common functionChristian König8-56/+23
2012-05-03drm/radeon: unlock the ring mutex while waiting for the next fenceChristian König1-0/+2
2012-05-03drm/radeon: make lockup timeout a module paramChristian König3-1/+6
2012-05-03drm/radeon: move lockup detection code into radeon_ring.cChristian König9-91/+69
2012-05-03drm/radeon: rework recursive gpu reset handlingChristian König4-12/+32
2012-05-03drm/radeon: fix a bug with the ring syncing codeChristian König4-50/+93
2012-05-03drm/radeon: don't keep list of created fences.Christian König2-8/+0
2012-05-03drm/radeon: rename fence_wait_last to fence_wait_emptyChristian König3-4/+4
2012-05-03drm/radeon: return -ENOENT in fence_wait_next v2Christian König1-1/+1
2012-05-03drm/radeon: fix a bug in the SA codeChristian König1-1/+1
2012-05-03drm/radeon: rework gpu lockup detection and processingChristian König2-76/+77
2012-05-03drm/radeon: use central function for IB testingChristian König14-60/+57
2012-05-03drm/radeon: register ring debugfs handlers on initChristian König1-12/+19
2012-05-03drm/radeon: replace gpu_lockup with ring->ready flagChristian König6-28/+13
2012-05-03drm/radeon: make radeon_gpu_is_lockup a per ring functionChristian König3-22/+28
2012-05-03cdv: Fix typos in initialization of mdfld_chip_opsPatrik Jakobsson1-2/+2
2012-05-02fixing dmi match for hp t5745 and hp st5747 thin clientMarc Gariepy1-2/+2
2012-05-02drm/i915: Only enable IPS polling for gen5Chris Wilson2-5/+13
2012-05-02drm/i915: Do not read non-existent DPLL registers on PCH hardwareChris Wilson1-4/+5