summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915
AgeCommit message (Expand)AuthorFilesLines
2012-07-05drm/i915: introduce haswell_init_clock_gatingEugeni Dodonov1-1/+53
2012-07-05drm/i915: disable RC6 when disabling rpsEugeni Dodonov1-0/+1
2012-07-05drm/i915: enable RC6 by default on HaswellEugeni Dodonov1-2/+4
2012-07-05drm/i915: slightly improve gt enable/disable routinesEugeni Dodonov1-4/+2
2012-07-05drm/i915: add RPS configuration for HaswellEugeni Dodonov2-12/+26
2012-07-03drm/i915: support Haswell force wakingEugeni Dodonov2-4/+19
2012-07-03drm/i915: Implement w/a for sporadic read failures on waking from rc6Chris Wilson2-0/+26
2012-07-03drm/i915: Group the GT routines together in both code and vtableChris Wilson5-80/+73
2012-06-29drm/i915: linuxify create_hw_context()Ben Widawsky1-26/+24
2012-06-28drm/i915: fix PIPE_WM_LINETIME definitionPaulo Zanoni1-1/+1
2012-06-28drm/i915: "Flush Me Harder" required on gen6+Daniel Vetter1-1/+9
2012-06-27drm/i915/sprite: Fix mem leak in intel_plane_init()Jesper Juhl1-1/+1
2012-06-27drm/i915: correct IVB default sprite formatJesse Barnes1-1/+1
2012-06-27drm/i915: mask tiled bit when updating IVB spritesJesse Barnes1-0/+1
2012-06-25drm/i915: disable drm agp support for !gen3 with kms enabledDaniel Vetter1-6/+15
2012-06-25drm/i915: don't use dev->agpDaniel Vetter1-1/+1
2012-06-25drm/i915: make enable/disable_gt_powersave locking consistentDaniel Vetter2-19/+15
2012-06-25drm/i915: wrap up gt powersave enabling functionsDaniel Vetter4-37/+35
2012-06-25Merge tag 'v3.5-rc4' into drm-intel-next-queuedDaniel Vetter7-22/+177
2012-06-22drm/i915: no lvds quirk for Zotac ZDBOX SD ID12/ID13Sjoerd Simons1-0/+8
2012-06-20drm/i915: bind driver to ValleyView chipsetsJesse Barnes1-0/+3
2012-06-20drm/i915: enable display messages to GT on ValleyViewJesse Barnes2-2/+15
2012-06-20drm/i915: support page flipping on ValleyViewJesse Barnes1-51/+46
2012-06-20drm/i915: don't enable PPGTT on VLV yetJesse Barnes1-1/+1
2012-06-20drm/i915: VLV VGA port only handles on & off, like PCH VGAJesse Barnes1-0/+3
2012-06-20drm/i915: access VLV regs through read/write switchJesse Barnes1-1/+85
2012-06-20drm/i915: add HDMI and DP port enumeration on ValleyViewJesse Barnes2-1/+17
2012-06-20drm/i915: add ValleyView specific CRT detect functionJesse Barnes1-0/+39
2012-06-20drm/i915: Enable DP panel power sequencing for ValleyViewShobhit Kumar1-0/+13
2012-06-20drm/i915: ValleyView mode setting limits and PLL functionsJesse Barnes2-2/+239
2012-06-20drm/i915: disable flushing_list/gpu_write_listDaniel Vetter3-45/+33
2012-06-20drm/i915: don't call modeset_init_hw in i915_resetDaniel Vetter1-3/+6
2012-06-20drm/i915: return -ENODEV if hw context are not supportedDaniel Vetter1-0/+4
2012-06-20drm/i915: simplify context_idr_cleanupDaniel Vetter1-7/+2
2012-06-20drm/i915/context: shut up compilerDaniel Vetter1-2/+0
2012-06-20drm/i915: return -ENOENT if the context doesn't existDaniel Vetter1-2/+2
2012-06-20drm/i915: initialize the context idr unconditionallyDaniel Vetter3-17/+1
2012-06-20drm/i915: fix module unload after context mergeDaniel Vetter2-3/+6
2012-06-18drm/i915: add L3 bank clock gating disable on VLVJesse Barnes2-0/+5
2012-06-18drm/i915: add TDL unit clock gating disable for VLVJesse Barnes2-0/+2
2012-06-18drm/i915: load boot context at driver init timeJesse Barnes1-0/+9
2012-06-18drm/i915: disable RCBP and VDS unit clock gating on SNB and VLVJesse Barnes2-10/+45
2012-06-18drm/i915: fixup hangman rebase goof-upDaniel Vetter1-2/+0
2012-06-18drm/i915: set IDICOS to medium uncore resourcesBen Widawsky1-0/+6
2012-06-18drm/i915: disable contexts on old HWBen Widawsky1-1/+3
2012-06-18drm/i915: properly wait for SBI statusEugeni Dodonov1-5/+5
2012-06-16drm/i915: cache the EDID for eDP panelsJesse Barnes1-6/+43
2012-06-16Revert "drm/i915/dp: Use auxch precharge value of 5 everywhere"Daniel Vetter1-1/+6
2012-06-16drm/i915: eDP aux needs vddDaniel Vetter1-0/+4
2012-06-16drm/i915: don't enumerate HDMID if an eDP panel is already active on the portJesse Barnes1-1/+1
generated by cgit v1.2.3 (git 2.39.1) at 2025-02-21 14:42:31 +0000