summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/intel_pm.c
AgeCommit message (Expand)AuthorFilesLines
2022-02-18drm/i915: Split pre-icl vs. icl+ SAGV hooks apartVille Syrjälä1-40/+74
2022-02-18drm/i915: Correctly populate use_sagv_wm for all pipesVille Syrjälä1-11/+11
2022-02-18drm/i915: Polish ilk+ wm register bitsVille Syrjälä1-29/+28
2022-02-18drm/i915: Clean up SSKPD/MLTR definesVille Syrjälä1-13/+13
2022-02-16drm/i915: Move MCHBAR registers to their own headerMatt Roper1-0/+1
2022-02-16drm/i915: Unconfuse pre-icl vs. icl+ intel_sagv_{pre,post}_plane_update()Ville Syrjälä1-4/+6
2022-02-16drm/i915: Use {active,scaled}_planes to compute ilk watermarksVille Syrjälä1-6/+2
2022-02-11drm/i915: Extract skl_allocate_plane_ddb()Ville Syrjälä1-17/+24
2022-02-11drm/i915: Introduce skl_plane_ddb_iterVille Syrjälä1-48/+49
2022-02-11drm/i915: Fix plane relative_data_rate calculationVille Syrjälä1-61/+2
2022-02-11drm/i915: Extract skl_ddb_entry_init()Ville Syrjälä1-19/+25
2022-02-11drm/i915: Drop pointless dev_priv argumentVille Syrjälä1-6/+5
2022-02-09drm/i915/pm: hide struct drm_i915_clock_gating_funcsJani Nikula1-0/+4
2022-02-08drm/i915: Fix mbus join config lookupVille Syrjälä1-1/+1
2022-02-08drm/i915: Fix dbuf slice config lookupVille Syrjälä1-1/+1
2022-02-07drm/i915: Workaround broken BIOS DBUF configuration on TGL/RKLVille Syrjälä1-0/+68
2022-02-07drm/i915: Populate pipe dbuf slices more accurately during readoutVille Syrjälä1-5/+8
2022-02-07drm/i915: Allow !join_mbus cases for adlp+ dbuf configurationVille Syrjälä1-20/+46
2022-02-02drm/i915: Move GT registers to their own header fileMatt Roper1-0/+1
2022-01-31Merge drm/drm-next into drm-intel-nextRodrigo Vivi1-4/+33
2022-01-26drm/i915: Use single_enabled_crtc() in i9xx_update_wm()Ville Syrjälä1-15/+11
2022-01-26drm/i915: Use the correct plane source width in watermark calculationsVille Syrjälä1-11/+10
2022-01-26drm/i915: Fix up pixel_rate vs. clock confusion in wm calculationsVille Syrjälä1-30/+22
2022-01-26drm/i915: Don't allocate extra ddb during async flip for DG2Stanislav Lisovskiy1-0/+19
2022-01-26drm/i915: Use wm0 only during async flips for DG2Stanislav Lisovskiy1-1/+13
2022-01-26drm/i915: Pass plane to watermark calculation functionsStanislav Lisovskiy1-16/+21
2022-01-24drm/i915: Clean up pre-skl primary plane registersVille Syrjälä1-1/+1
2022-01-19drm/i915: Remove zombie async flip vt-d w/aVille Syrjälä1-12/+0
2022-01-18drm/i915: Use REG_BIT() & co. for universal plane bitsVille Syrjälä1-6/+6
2022-01-13drm/i915/pcode: rename sandybridge_pcode_* to snb_pcode_*Jani Nikula1-11/+9
2022-01-11drm/i915/gt: Move engine registers to their own headerMatt Roper1-0/+1
2022-01-11drm/i915: Use RING_PSMI_CTL rather than per-engine macrosMatt Roper1-2/+2
2022-01-11drm/i915: Parameterize ECOSKPDMatt Roper1-2/+4
2022-01-07drm/i915: Fix possible NULL pointer dereferences in i9xx_update_wm()Harish Chegondi1-1/+1
2021-12-17Merge tag 'drm-intel-next-2021-12-14' of ssh://git.freedesktop.org/git/drm/dr...Dave Airlie1-16/+25
2021-12-15drm/i915/fbc: Parametrize FBC register offsetsVille Syrjälä1-13/+18
2021-12-10Merge tag 'drm-intel-gt-next-2021-12-09' of git://anongit.freedesktop.org/drm...Dave Airlie1-5/+34
2021-12-09drm/i915: Relocate intel_crtc_for_plane()Ville Syrjälä1-0/+14
2021-12-09drm/i915/trace: split out display trace to a separate fileJani Nikula1-1/+1
2021-12-03drm/i915/fbc: Eliminate racy intel_fbc_is_active() usageVille Syrjälä1-7/+2
2021-12-02drm/i915/dg2: extend Wa_1409120013 to DG2Matt Atwood1-2/+2
2021-12-02drm/i915/crtc: rename intel_get_crtc_for_plane() to intel_crtc_for_plane()Jani Nikula1-2/+2
2021-12-02drm/i915/crtc: rename intel_get_crtc_for_pipe() to intel_crtc_for_pipe()Jani Nikula1-4/+4
2021-12-01drm/i915: Use per device iommu checkTvrtko Ursulin1-1/+1
2021-11-24Revert "drm/i915/dg2: Tile 4 plane format support"Stanislav Lisovskiy1-1/+0
2021-11-23drm/i915/dg2: Tile 4 plane format supportStanislav Lisovskiy1-0/+1
2021-11-22Merge drm/drm-next into drm-intel-gt-nextTvrtko Ursulin1-0/+12
2021-11-19drm/i915/dg2: Implement WM0 cursor WA for DG2Stanislav Lisovskiy1-5/+13
2021-11-11drm/i915/dg2: Add initial gt/ctx/engine workaroundsMatt Roper1-1/+20
2021-11-11drm/i915/xehpsdv: Add initial workaroundsStuart Summers1-1/+11
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-15 22:02:36 +0000