summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/gvt/handlers.c
AgeCommit message (Expand)AuthorFilesLines
2017-05-23drm/i915/gvt: Disable compression workaround for Gen9Chuanxiao Dong1-9/+21
2017-05-15Merge tag 'gvt-fixes-2017-05-11' of https://github.com/01org/gvt-linux into d...Jani Nikula1-1/+1
2017-05-05drm/i915/gvt: fix typo: "supporte" -> "support"Colin Ian King1-1/+1
2017-04-11Backmerge tag 'v4.11-rc6' into drm-nextDave Airlie1-1/+9
2017-03-30drm/i915/gvt: add some statistic routine for schedulerPing Gao1-0/+1
2017-03-29drm/i915/gvt: Add KBL dispatch logic in each function.Xu Han1-6/+13
2017-03-29drm/i915/gvt: Update MMIO handle policy to compatible KBL platform.Xu Han1-198/+211
2017-03-20drm/i915/gvt: add write handler for mmio mbctlPei Zhang1-1/+9
2017-03-17drm/i915/gvt: replace the gvt_err with gvt_vgpu_errTina Zhang1-15/+13
2017-03-17drm/i915/gvt: handle force-nonpriv registers, cmd parser partZhao Yan1-0/+17
2017-03-02drm/i915/gvt: fix an error for F_RO flagZhao Yan1-0/+1
2017-03-01drm/i915/gvt: fix an error for one registerZhao Yan1-1/+1
2017-03-01drm/i915/gvt: add more registers into handlers listZhao Yan1-0/+22
2017-03-01drm/i915/gvt: have more registers with F_CMD_ACCESS flags setZhao Yan1-100/+123
2017-02-24drm/i915/gvt: add some new MMIOs to cmd_access white listPei Zhang1-2/+3
2017-02-24drm/i915/gvt: fix pcode mailbox write emulation of BDWWeinan Li1-15/+18
2017-02-23drm/i915/gvt: refine pcode write emulationWeinan Li1-2/+10
2017-02-23drm/i915/gvt: add cmd_access to GEN7_HALF_SLICE_CHICKEN1Pei Zhang1-1/+1
2017-02-23drm/i915/gvt: force-nopriv register handlingZhao Yan1-4/+70
2017-02-23drm/i915/gvt: Fix superfluous newline in GVT_DISPLAY_READY env varTakashi Iwai1-1/+1
2017-02-23drm/i915/gvt: fix unhandled mmio warningsZhao Yan1-4/+11
2017-02-23drm/i915/gvt: enter failsafe mode when guest requires more resourcesMin He1-0/+5
2017-02-17drm/i915/gvt: handle fence reg access during GPU resetZhao, Xinda1-6/+9
2017-02-17drm/i915/gvt: introduced failsafe mode into vgpuMin He1-0/+36
2017-01-27Merge branch 'master' of git://git.kernel.org/pub/scm/linux/kernel/git/torval...Dave Airlie1-68/+35
2017-01-13drm/i915/gvt: rewrite gt reset handler using new function intel_gvt_reset_vgp...Changbin Du1-61/+29
2017-01-13drm/i915/gvt: move mmio init/clean function to mmio.cChangbin Du1-1/+1
2017-01-09drm/i915/gvt: fix return value in mul_force_wake_writeChangbin Du1-1/+1
2017-01-09drm/i915/gvt: fix error handing of tlb_control emulationChangbin Du1-4/+2
2017-01-09drm/i915/gvt: verify functions types in new_mmio_info()Nicolas Iooss1-2/+3
2016-11-22drm/i915: rename OACONTROL GEN7_OACONTROLRobert Bragg1-1/+1
2016-11-17drm/i915/gvt: drop checks for early Skylake revisionsJani Nikula1-4/+2
2016-11-14drm/i915/gvt: add more MMIO regs with command access flagPing Gao1-14/+16
2016-11-14drm/i915/gvt: emulate right behavior for tlb_controlPing Gao1-0/+1
2016-11-07drm/i915/gvt: emulate vgpu engine reset control behaviorDu, Changbin1-0/+26
2016-11-07drm/i915/gvt: update misc ctl regs base on stepping infoPing Gao1-5/+6
2016-11-07drm/i915/gvt: correct the emulation in TLB control handlerPing Gao1-0/+2
2016-11-07drm/i915/gvt: add write vreg in MMIO DMA_CTRL handlerPing Gao1-1/+4
2016-10-27drm/i915/gvt: throw error basing on execlist submit resultBing Niu1-3/+6
2016-10-27drm/i915/gvt: add full vGPU reset supportPing Gao1-0/+10
2016-10-26drm/i915/gvt: correct the reset logicPing Gao1-1/+5
2016-10-26drm/i915/gvt: add vreg write for GDRST handlerPing Gao1-0/+1
2016-10-20drm/i915/gvt: properly access enabled intel_engine_csZhenyu Wang1-5/+6
2016-10-20drm/i915/gvt: clean up intel_gvt.h as interface for i915 coreZhenyu Wang1-0/+2
2016-10-18drm/i915/gvt: Fix build failure after intel_engine_cs changeZhenyu Wang1-1/+1
2016-10-14drm/i915/gvt: vGPU context switchZhi Wang1-5/+36
2016-10-14drm/i915/gvt: vGPU schedule policy frameworkZhi Wang1-2/+25
2016-10-14drm/i915/gvt: vGPU workload schedulerZhi Wang1-2/+23
2016-10-14drm/i915/gvt: vGPU workload submissionZhi Wang1-2/+36
2016-10-14drm/i915/gvt: vGPU display virtualizationZhi Wang1-114/+977