summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/display/intel_display_power.c
AgeCommit message (Expand)AuthorFilesLines
2020-04-23drm/i915/icl: Fix timeout handling during TypeC AUX power well enablingImre Deak1-49/+25
2020-04-21drm/i915: drop a bunch of superfluous inlinesJani Nikula1-3/+2
2020-04-20drm/i915: Use single set of AUX powerwell ops for gen11+Matt Roper1-182/+62
2020-04-18drm/i915: Add ICL PG3 PW ID for EHLAnshuman Gupta1-1/+1
2020-04-17drm/i915/tc: Do not warn when aux power well of static TC ports timeoutJosé Roberto de Souza1-17/+42
2020-04-17drm/i915/tc/tgl: Implement TC cold sequencesJosé Roberto de Souza1-0/+108
2020-04-17drm/i915/tc: Skip ref held check for TC legacy aux power wellsJosé Roberto de Souza1-0/+3
2020-04-17drm/i915/tc/icl: Implement TC cold sequencesJosé Roberto de Souza1-1/+24
2020-04-17drm/i915/display: Split hsw_power_well_enable() into twoJosé Roberto de Souza1-7/+32
2020-04-17drm/i915/display: Move out code to return the digital_port of the aux chJosé Roberto de Souza1-32/+37
2020-04-17drm/i915: Power well id for ICL PG3Anshuman Gupta1-3/+3
2020-04-16drm/i915/tgl: TBT AUX should use TC power well opsMatt Roper1-6/+6
2020-04-15drm/i915/tgl: Extend Wa_1409767108:tgl to B0 steppingMatt Roper1-1/+1
2020-03-25drm/i915/display_power: use struct drm_device based loggingJani Nikula1-7/+15
2020-02-26drm/i915/tgl: Allow DC5/DC6 entry while PG2 is activeMatt Roper1-6/+12
2020-02-23drm/i915/display/power: Make WARN* drm specific where drm_priv ptr is availablePankaj Bharadiya1-76/+105
2020-02-21drm/i915/tgl: Add Wa_22010178259:tglMatt Roper1-0/+8
2020-02-20drm/i915/tgl: Program MBUS_ABOX{1,2}_CTL during display initMatt Roper1-0/+4
2020-02-20drm/i915: Program MBUS with rmw during initializationMatt Roper1-5/+9
2020-02-19drm/i915: Read rawclk_freq earlierChris Wilson1-6/+3
2020-02-15drm/i915: Ensure no conflicts with BIOS when updating DbufStanislav Lisovskiy1-2/+4
2020-02-05drm/i915: Manipulate DBuf slices properlyStanislav Lisovskiy1-64/+38
2020-02-05drm/i915: Introduce parameterized DBUF_CTLStanislav Lisovskiy1-19/+21
2020-02-05drm/i915: Remove skl_ddl_allocation structStanislav Lisovskiy1-4/+4
2020-02-04drm/i915/display: Defer application of initial chv_phy_controlChris Wilson1-4/+10
2020-01-31drm/i915: s/init_cdclk/init_cdclk_hw/Ville Syrjälä1-8/+8
2020-01-31drm/i915: s/cdclk_state/cdclk_config/Ville Syrjälä1-4/+4
2020-01-29drm/i915/display_power: use intel_de_*() functions for register accessJani Nikula1-135/+157
2020-01-25drm/i915/power: convert to struct drm_device macros in display/intel_display_...Wambui Karuga1-78/+99
2020-01-13drm/i915: Pass intel_encoder to enc_to_*()Ville Syrjälä1-3/+3
2019-12-13drm/i915/icl: Cleanup combo PHY aux power well handlersMatt Roper1-13/+8
2019-12-13drm/i915/tgl: Drop Wa#1178Matt Roper1-3/+3
2019-12-13drm/i915/ehl: Define EHL powerwells independently of ICLMatt Roper1-0/+147
2019-12-10drm/i915/tgl: Program BW_BUDDY registers during display initMatt Roper1-0/+54
2019-11-05drm/i915: update rawclk also on resumeJani Nikula1-0/+3
2019-10-29drm/i915/tgl: Add AUX B & C to DC_OFF_POWER_DOMAINSMatt Roper1-0/+2
2019-10-08drm/i915/tgl: Switch between dc3co and dc5 based on display idlenessAnshuman Gupta1-0/+45
2019-10-08drm/i915/tgl: Enable DC3CO state in "DC Off" power wellAnshuman Gupta1-9/+71
2019-10-08drm/i915/tgl: Add DC3CO mask to allowed_dc_mask and gen9_dc_maskAnshuman Gupta1-6/+23
2019-10-06drm/i915/vga: rename intel_vga_msr_write() to intel_vga_reset_io_mem()Jani Nikula1-1/+1
2019-10-02drm/i915/display: abstract all vgaarb access to intel_vga.[ch]Jani Nikula1-20/+4
2019-09-23drm/i915/tgl: Check the UC health of tc controllers after power onJosé Roberto de Souza1-0/+13
2019-08-28drm/i915: Align power domain names with port namesImre Deak1-183/+178
2019-08-20drm/i915/tgl: Move transcoders to pipes' powerwellsJosé Roberto de Souza1-2/+2
2019-08-20drm/i915: Sanitize PHY state during display core uninitImre Deak1-6/+11
2019-08-16drm/i915: Wrappers for display register waitsDaniele Ceraolo Spurio1-22/+10
2019-08-16drm/i915: Move i915_power_well_id out of i915_reg.hDaniele Ceraolo Spurio1-0/+1
2019-08-12drm/i915/tgl: Fixing up list of PG3 power domains.Anshuman Gupta1-6/+0
2019-08-12drm/i915/icl: Remove DDI IO power domain from PG3 power domainsAnshuman Gupta1-5/+0
2019-08-07drm/i915: abstract display suspend/resume operationsRodrigo Vivi1-13/+67
generated by cgit v1.2.3 (git 2.39.1) at 2024-08-03 13:41:41 +0000