summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c
AgeCommit message (Expand)AuthorFilesLines
2022-03-04drm/amd/display: Refactor fixed VS w/a for PHY testsGeorge Shen1-5/+11
2022-02-23drm/amd/display: Refactor fixed VS logic for non-transparent modeGeorge Shen1-5/+97
2022-02-23drm/amd/display: add cable ID support for usb c connectorWenjing Liu1-32/+68
2022-02-23drm/amd/display: Refactor PSR DPCD caps detectionPo Ting Chen1-0/+28
2022-02-14drm/amd/display: reset lane settings after each PHY repeater LTSung Joon Kim1-5/+10
2022-02-07drm/amd/display: Fix DP LT sequence on EQ failIlya1-0/+2
2022-02-07drm/amd/display: Fix for variable may be used uninitialized errorEric Bernstein1-1/+1
2022-02-02drm/amd/display: Force link_rate as LINK_RATE_RBR2 for 2018 15" Apple Retina ...Aun-Ali Zaidi1-0/+20
2022-02-02drm/amd/display: clean up some inconsistent indentingYang Li1-5/+5
2022-02-02drm/amd/display: move link_hwss to link folder and break down to filesWenjing Liu1-0/+1
2022-02-02drm/amd/display: temporarly move non link_hwss code to dc_link_dpWenjing Liu1-0/+613
2022-02-02drm/amd/display: refactor destructive verify link cap sequenceWenjing Liu1-81/+53
2022-02-02drm/amd/display: add setup/reset stream encoder to link_hwssWenjing Liu1-17/+6
2022-02-02drm/amd/display: Add link enc null ptr check for cable ID (#2597)Shen, George1-1/+6
2022-01-25drm/amd/display: don't use /** for non-kernel-doc commentsRandy Dunlap1-1/+1
2022-01-25drm/amd/display: remove PHY repeater count check for LTTPR modeSung Joon Kim1-2/+1
2022-01-25drm/amd/display: Add Cable ID support for native DPShen, George1-0/+59
2022-01-25drm/amd/display: add protection in link encoder matching logicMartin Tsai1-61/+5
2022-01-25drm/amd/display: Drop DCN for DP2.x logicWenjing Liu1-234/+15
2022-01-25drm/amd/display: Add work around to enforce TBT3 compatibility.Jimmy Kizito1-0/+22
2022-01-25drm/amd/display: factor out dp detection link training and mst top detectionWenjing Liu1-129/+35
2022-01-25drm/amdgpu/display: use msleep rather than udelay for long delaysAlex Deucher1-2/+2
2022-01-25drm/amdgpu/display: adjust msleep limit in dp_wait_for_training_aux_rd_intervalAlex Deucher1-1/+1
2022-01-14drm/amd/display: Remove redundant initialization of dpg_widthJiapeng Chong1-1/+1
2021-12-30drm/amd/display: access hpo dp link encoder only through link resourceWenjing Liu1-4/+8
2021-12-30drm/amd/display: define link res and make it accessible to all link interfacesWenjing Liu1-61/+91
2021-12-30drm/amd/display: Remove CR AUX RD Interval limit for LTTPRGeorge Shen1-3/+0
2021-12-30drm/amd/display: Refactor vendor specific link training sequenceShen, George1-1/+337
2021-12-30drm/amd/display: Limit max link cap with LTTPR capsGeorge Shen1-1/+1
2021-12-07drm/amd/display: add a debug option to force dp2 lt fallback methodWenjing Liu1-3/+6
2021-12-07drm/amd/display: Move link_enc init logic to DCJude Shih1-0/+17
2021-12-07drm/amd/display: Prevent PSR disable/reenable in HPD IRQWyatt Wood1-5/+6
2021-12-07drm/amd/display: Add W/A for PHY tests with certain LTTPRGeorge Shen1-2/+70
2021-12-07drm/amd/display: Apply LTTPR workarounds to non-transparent modeGeorge Shen1-4/+5
2021-12-01drm/amd/display: Add 16ms AUX RD interval W/A for specific LTTPRGeorge Shen1-0/+12
2021-12-01drm/amd/display: Skip vendor specific LTTPR w/a outside link trainingGeorge Shen1-19/+25
2021-12-01drm/amd/display: Add vendor specific LTTPR workarounds for DCN31George Shen1-3/+193
2021-12-01drm/amd/display: add function for eDP and backlight power onEvgenii Krasnikov1-0/+11
2021-12-01drm/amd/display: Clear DPCD lane settings after repeater trainingShen, George1-1/+1
2021-12-01drm/amd/display: Add DP-HDMI FRL PCON Support in DCFangzhi Zuo1-0/+71
2021-11-22drm/amd/display: Fix eDP will flash when boot to OSBrandon Syu1-1/+4
2021-11-22drm/amd/display: Enable DSC over eDPMikita Lipski1-1/+161
2021-11-22drm/amd/display: Reduce dmesg error to a debug printLeo (Hanghong) Ma1-1/+1
2021-11-17drm/amd/display: use link_rate_set above DPCD 1.3 (#1527)Huang, ChiaWen1-1/+1
2021-11-03drm/amd/display: fix register write sequence for LINK_SQUARE_PATTERNWenjing Liu1-0/+8
2021-10-28drm/amd/display: fix link training regression for 1 or 2 laneWenjing Liu1-3/+32
2021-10-28drm/amd/display: add two lane settings training optionsWenjing Liu1-1/+13
2021-10-28drm/amd/display: decouple hw_lane_settings from dpcd_lane_settingsWenjing Liu1-92/+56
2021-10-28drm/amd/display: implement decide lane settingsWenjing Liu1-201/+91
2021-10-28drm/amd/display: adopt DP2.0 LT SCR revision 8Wenjing Liu1-8/+13
generated by cgit v1.2.3 (git 2.39.1) at 2024-07-02 00:36:00 +0000