summaryrefslogtreecommitdiffstats
path: root/drivers/fpga
AgeCommit message (Expand)AuthorFilesLines
2019-05-24fpga: dfl: expand minor range when registering chrdev regionChengguang Xu1-3/+3
2019-05-24fpga: dfl: Add lockdep classes for pdata->lockScott Wood1-1/+15
2019-05-24fpga: dfl: afu: Pass the correct device to dma_mapping_error()Scott Wood1-1/+1
2019-05-24fpga: stratix10-soc: fix use-after-free on s10_init()Wen Yang1-1/+5
2019-05-21treewide: Add SPDX license identifier - Makefile/KconfigThomas Gleixner1-0/+1
2019-05-16Merge tag 'armsoc-drivers' of git://git.kernel.org/pub/scm/linux/kernel/git/s...Linus Torvalds3-0/+169
2019-05-14mm/gup: change GUP fast to use flags rather than a write 'bool'Ira Weiny1-1/+1
2019-04-15fpga manager: Adding FPGA Manager support for Xilinx zynqmpNava kishore Manne3-0/+169
2019-02-11Merge 5.0-rc6 into char-misc-nextGreg Kroah-Hartman1-4/+1
2019-01-31fpga: altera_freeze_bridge: remove restriction to socfpgaAlan Tull1-1/+1
2019-01-31fpga: mgr: altera-ps-spi: make array dummy static, shrinks object sizeColin Ian King1-1/+1
2019-01-31fpga: stratix10-soc: fix wrong of_node_put() in init functionNicolas Saenz Julienne1-4/+1
2019-01-03Remove 'type' argument from access_ok() functionLinus Torvalds2-3/+2
2018-11-26fpga: of-fpga-region: Use platform_set_drvdataMoritz Fischer1-1/+1
2018-11-26fpga: dfl-fme-region: Use platform_get_drvdata()Moritz Fischer1-1/+1
2018-11-26fpga: add intel stratix10 soc fpga manager driverAlan Tull3-0/+542
2018-11-26fpga: mgr: altera-ps-spi: enable usage on non-dt platformsAnatolij Gustschin1-5/+35
2018-11-26fpga: altera-cvp: fix probing for multiple FPGAs on the busAnatolij Gustschin1-10/+24
2018-11-11zynq-fpga: Only route PR via PCAP when requiredMike Looijmans1-0/+4
2018-11-11fpga: altera-cvp: Fix registration for CvP incapable devicesAndreas Puhm1-0/+9
2018-11-11fpga: dfl: fme: remove set but not used variable 'priv'YueHaibing1-2/+0
2018-11-11fpga: altera-cvp: fix 'bad IO access' on x86_64Anatolij Gustschin1-2/+4
2018-10-16fpga: add devm_fpga_region_createAlan Tull4-20/+63
2018-10-16fpga: bridge: add devm_fpga_bridge_createAlan Tull6-38/+73
2018-10-16fpga: mgr: add devm_fpga_mgr_createAlan Tull12-80/+87
2018-10-08Merge 4.19-rc7 into char-misc-nextGreg Kroah-Hartman3-3/+6
2018-09-30fpga: bridge: fix obvious function documentation errorAlan Tull1-1/+1
2018-09-30fpga: do not access region struct after fpga_region_unregisterAlan Tull2-2/+5
2018-09-16Merge b4.19-rc4 into char-misc-nextGreg Kroah-Hartman1-1/+1
2018-09-12drivers: fpga: fix two trivial spelling mistakesColin Ian King2-2/+2
2018-09-12fpga: dfl: fme: fix return value check in in pr_mgmt_init()Wei Yongjun1-1/+1
2018-07-16Merge 4.18-rc5 into char-misc-nextGreg Kroah-Hartman1-2/+4
2018-07-15fpga: dfl: afu: add DFL_FPGA_PORT_DMA_MAP/UNMAP ioctls supportWu Hao4-3/+554
2018-07-15fpga: dfl: afu: add afu sub feature supportXiao Guangrong4-7/+451
2018-07-15fpga: dfl: afu: add DFL_FPGA_GET_API_VERSION/CHECK_EXTENSION ioctls supportWu Hao1-0/+11
2018-07-15fpga: dfl: afu: add header sub feature supportWu Hao1-1/+78
2018-07-15fpga: dfl: afu: add port ops supportWu Hao1-1/+121
2018-07-15fpga: dfl: add FPGA Accelerated Function Unit driver basic frameworkWu Hao3-0/+173
2018-07-15fpga: dfl: fme-region: add support for compat_idWu Hao1-0/+1
2018-07-15fpga: dfl: add fpga region platform driver for FMEWu Hao3-0/+95
2018-07-15fpga: dfl: add fpga bridge platform driver for FMEWu Hao3-0/+121
2018-07-15fpga: dfl: fme-mgr: add compat_id supportWu Hao1-0/+15
2018-07-15fpga: dfl: add fpga manager platform driver for FMEWu Hao3-0/+341
2018-07-15fpga: dfl: fme: add partial reconfiguration sub feature supportKang Luwei5-2/+644
2018-07-15fpga: dfl: fme: add DFL_FPGA_GET_API_VERSION/CHECK_EXTENSION ioctls supportWu Hao1-0/+12
2018-07-15fpga: dfl: fme: add header sub feature supportKang Luwei1-0/+68
2018-07-15fpga: dfl: add FPGA Management Engine driver basic frameworkKang Luwei3-0/+171
2018-07-15fpga: dfl-pci: add enumeration for feature devicesWu Hao1-2/+142
2018-07-15fpga: add FPGA DFL PCIe device driverZhang Yi3-0/+121
2018-07-15fpga: dfl: add dfl_fpga_check_port_id function.Wu Hao2-0/+23