summaryrefslogtreecommitdiffstats
path: root/drivers/dma
AgeCommit message (Expand)AuthorFilesLines
2016-04-19dmaengine: qcom: bam_dma: rename BAM_MAX_DATA_SIZE defineStanimir Varbanov1-8/+8
2016-04-19dmaengine: qcom: bam_dma: use correct pipe FIFO sizeStanimir Varbanov1-1/+1
2016-04-19dmaengine: qcom: bam_dma: add controlled-remotely dt propertyStanimir Varbanov1-0/+7
2016-04-19dmaengine: qcom: bam_dma: clear BAM interrupt only if it is raisedStanimir Varbanov1-4/+8
2016-04-19dmaengine: qcom: bam_dma: fix dma free memory on removeStanimir Varbanov1-0/+3
2016-04-19dmaengine: bcm2835: use platform_get_irq_bynameMartin Sperl1-14/+63
2016-04-16Merge branch 'fix/edma' into fixesVinod Koul1-38/+25
2016-04-16Merge branch 'fix/xilinx' into fixesVinod Koul1-1/+1
2016-04-16Merge branch 'fix/omap' into fixesVinod Koul1-9/+17
2016-04-16Merge branch 'fix/hsu' into fixesVinod Koul2-5/+11
2016-04-15dmaengine: bcm2835: add dma_memcopy support to bcm2835-dmaMartin Sperl1-1/+35
2016-04-15dmaengine: bcm2835: add slave_sg support to bcm2835-dmaMartin Sperl1-5/+108
2016-04-15dmaengine: bcm2835: limit max length based on channel typeMartin Sperl1-3/+26
2016-04-15dmaengine: bcm2835: move controlblock chain generation into separate methodMartin Sperl1-96/+198
2016-04-15dmaengine: bcm2835: move cyclic member from bcm2835_chan into bcm2835_descMartin Sperl1-3/+3
2016-04-15dmaengine: bcm2835: add additional defines for DMA-registersMartin Sperl1-8/+49
2016-04-15dmaengine: bcm2835: remove unnecessary masking of dma channelsMartin Sperl1-9/+0
2016-04-15dmaengine: bcm2835: set residue_granularity fieldMartin Sperl1-0/+1
2016-04-13dmaengine: dw: set cdesc to NULL when free cyclic transfersAndy Shevchenko1-0/+2
2016-04-13dmaengine: dw: move residue to a descriptorAndy Shevchenko2-21/+41
2016-04-13dmaengine: dw: move dwc->initialized to dwc->flagsAndy Shevchenko2-5/+5
2016-04-13dmaengine: dw: move dwc->paused to dwc->flagsAndy Shevchenko2-8/+6
2016-04-13dmaengine: dw: define counter variables as unsigned intAndy Shevchenko1-5/+5
2016-04-13dmaengine: dw: substitute dma_read_byaddr by dma_readl_nativeAndy Shevchenko2-9/+3
2016-04-13dmaengine: dw: clear LLP_[SD]_EN bits in last descriptor of a chainMans Rullgard1-0/+2
2016-04-13dmaengine: dw: set LMS field in descriptorsMans Rullgard2-12/+18
2016-04-13dmaengine: dw: fix byte order of hw descriptor fieldsMans Rullgard2-68/+87
2016-04-13dmaengine: dw: set src and dst master select according to xfer directionMans Rullgard1-2/+6
2016-04-13dmaengine: dw: rename masters to reflect actual topologyAndy Shevchenko3-18/+17
2016-04-13dmaengine: dw: fix master selectionAndy Shevchenko1-15/+19
2016-04-13dmaengine: core: Revert back to pr_debug in __dma_request_channel()Jarkko Nikula1-1/+1
2016-04-06dmaengine: vdma: Fix checkpatch.pl warningsKedareswara rao Appana1-4/+1
2016-04-06dmaengine: vdma: Fix race condition in Non-SG modeKedareswara rao Appana1-6/+19
2016-04-06dmaengine: vdma: Add 64 bit addressing support to the driverKedareswara rao Appana2-9/+66
2016-04-06dmaengine: edma: special case slot limit workaroundJohn Ogness1-3/+22
2016-04-06dmaengine: edma: Remove dynamic TPTC power management featurePeter Ujfalusi1-35/+3
2016-04-05dmaengine: pl08x: allocate OF slave channel data at probe timeLinus Walleij1-28/+58
2016-04-05dmaengine: add DMA_CYCLIC to dma_get_slave_capsVinod Koul1-1/+2
2016-04-05dmaengine: vdma: don't crash when bad channel is requestedFranck Jullien1-1/+1
2016-04-05dmaengine: omap-dma: Do not suppress interrupts for memcpyPeter Ujfalusi1-3/+1
2016-04-05dmaengine: omap-dma: Fix polled channel completion detection and handlingPeter Ujfalusi1-6/+16
2016-04-04dmaengine: mpc512x: Fix code styleMario Six1-17/+13
2016-04-04dmaengine: mpc512x: Implement additional chunk sizes for DMA transfersMario Six1-36/+76
2016-04-04dmaengine: mpc512x: Fix hanging DMA device transfer for MPC8308Mario Six1-14/+24
2016-04-04dmaengine: hsu: set maximum allowed segment size for DMAAndy Shevchenko2-0/+6
2016-04-04dmaengine: hsu: don't check direction of timeouted channelAndy Shevchenko1-1/+1
2016-04-04dmaengine: hsu: allow more than 3 descriptorsAndy Shevchenko1-2/+2
2016-04-04dmaengine: hsu: correct use of channel status registerAndy Shevchenko2-1/+4
2016-04-04dmaengine: hsu: correct residue calculation of active descriptorAndy Shevchenko1-2/+5
2016-04-04dmaengine: hsu: set HSU_CH_MTSR to memory widthAndy Shevchenko1-2/+2
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-09 14:43:33 +0000