index
:
linux
WIP-syscall
master
mmu_gather-race-fix
n900-dt
n900-dt-with-ssi
n900-dts-twl5030
n900-modem-rework
n900-omapdrm
next
proc-cmdline
sc18is600
ssi
ssi-cleaned
ssi-cleaned-dt
ssi-cleaned-dt2
ssi-cleaned-dt3
tty-splice
twl4030-madc-cleanup
Linux Kernel (branches are rebased on master from time to time)
Linus Torvalds
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
drivers
/
cxl
/
cxl.h
Age
Commit message (
Expand
)
Author
Files
Lines
2021-08-06
cxl/pci: Simplify register setup
Ben Widawsky
1
-1
/
+0
2021-06-15
cxl/pmem: Register 'pmem' / cxl_nvdimm devices
Dan Williams
1
-1
/
+11
2021-06-15
cxl/pmem: Add initial infrastructure for pmem support
Dan Williams
1
-0
/
+24
2021-06-15
cxl/core: Add cxl-bus driver infrastructure
Dan Williams
1
-0
/
+22
2021-06-12
cxl/hdm: Fix decoder count calculation
Ben Widawsky
1
-0
/
+7
2021-06-09
cxl/acpi: Introduce cxl_decoder objects
Dan Williams
1
-0
/
+63
2021-06-09
cxl/acpi: Add downstream port data to cxl_port instances
Dan Williams
1
-0
/
+21
2021-06-09
cxl/acpi: Introduce the root of a cxl_port topology
Dan Williams
1
-0
/
+31
2021-06-05
cxl/pci: Add HDM decoder capabilities
Ben Widawsky
1
-6
/
+59
2021-06-05
cxl/pci: Map registers based on capabilities
Ira Weiny
1
-5
/
+28
2021-05-14
cxl/core: Refactor CXL register lookup for bridge reuse
Dan Williams
1
-0
/
+3
2021-05-14
cxl/mem: Introduce 'struct cxl_regs' for "composable" CXL devices
Dan Williams
1
-0
/
+32
2021-05-14
cxl/mem: Move some definitions to mem.h
Dan Williams
1
-57
/
+0
2021-02-16
cxl/mem: Enable commands via CEL
Ben Widawsky
1
-0
/
+2
2021-02-16
cxl/mem: Register CXL memX devices
Dan Williams
1
-0
/
+3
2021-02-16
cxl/mem: Find device capabilities
Ben Widawsky
1
-0
/
+90