summaryrefslogtreecommitdiffstats
path: root/drivers/clk
AgeCommit message (Expand)AuthorFilesLines
2018-12-03clk: imx: implement new clk_hw based APIsA.s. Dong2-0/+84
2018-12-03clk: imx: make mux parent strings constA.s. Dong3-9/+13
2018-12-03clk: imx: add imx7ulp composite clk supportA.s. Dong3-0/+94
2018-12-03clk: imx: add pfdv2 supportA.s. Dong3-1/+208
2018-12-03clk: imx: add pllv4 supportA.s. Dong3-0/+188
2018-12-03clk: fractional-divider: add CLK_FRAC_DIVIDER_ZERO_BASED flag supportA.s. Dong1-0/+10
2018-12-03clk: imx: add gatable clock divider supportA.s. Dong3-0/+226
2018-12-03clk: imx: Add SCCG PLL typeLucas Stach3-1/+267
2018-12-03clk: imx: Add fractional PLL output clockLucas Stach3-0/+236
2018-12-03clk: imx: Add clock driver for i.MX8MQ CCMAbel Vesa3-0/+626
2018-12-03clk: imx: Add imx composite clockAbel Vesa3-0/+195
2018-12-03clk: qcom: Fix MSM8998 resetsJeffrey Hugo1-19/+19
2018-12-03clk: zynqmp: Off by one in zynqmp_is_valid_clock()Dan Carpenter1-1/+1
2018-12-03clk: mmp: Off by one in mmp_clk_add()Dan Carpenter1-1/+1
2018-12-03clk: mvebu: Off by one bugs in cp110_of_clk_get()Dan Carpenter1-2/+2
2018-12-03clk: qcom: Add lpass clock controller driver for SDM845Taniya Das4-0/+224
2018-12-03clk: sunxi-ng: h3/h5: Fix CSI_MCLK parentChen-Yu Tsai1-1/+1
2018-12-03clk: meson: meson8b: add the read-only video clock treesMartin Blumenstingl2-10/+782
2018-12-03clk: meson: meson8b: add the fractional divider for vid_pll_dcoMartin Blumenstingl2-0/+6
2018-12-03clk: meson: meson8b: fix the offset of vid_pll_dco's N valueMartin Blumenstingl1-1/+1
2018-11-30clk: qcom: msm8916: Additional clock rates for spiLoic Poulain1-0/+4
2018-11-30clk: mediatek: Drop more __init markings for driver probeStephen Boyd1-2/+2
2018-11-30clk: mediatek: Drop __init from mtk_clk_register_cpumuxes()Stephen Boyd1-4/+4
2018-11-29clk: stm32mp1: drop pointless static qualifier in stm32_register_hw_clk()YueHaibing1-1/+1
2018-11-29clk: mediatek: add clock support for MT7629 SoCRyder Lee5-0/+1064
2018-11-30clk: sunxi-ng: r40: Force LOSC parent to RTC LOSC outputChen-Yu Tsai1-0/+11
2018-11-29clk: renesas: Mark rza2_cpg_clk_register staticStephen Boyd1-1/+1
2018-11-28clk: tegra: Change to use DEFINE_SHOW_ATTRIBUTE macroYangtao Li1-11/+1
2018-11-28clk: nomadik: Change to use DEFINE_SHOW_ATTRIBUTE macroYangtao Li1-13/+3
2018-11-28clk: qcom: gpu_cc_gmu_clk_src has 5 parents, not 6Douglas Anderson1-1/+1
2018-11-27Merge branch 'clk-protected-binding' into clk-fixesStephen Boyd1-0/+18
2018-11-27clk: qcom: Add a dummy enable function for GX gdscJordan Crouse1-0/+26
2018-11-27clk: qcom: gdsc: Don't override existing gdsc pd functionsJordan Crouse1-2/+4
2018-11-27clk: qcom: Add graphics clock controller driver for SDM845Amit Nischal3-0/+236
2018-11-27clk: meson: Fix GXL HDMI PLL fractional bits widthNeil Armstrong1-1/+7
2018-11-26clk: rockchip: add clock-id to gate of ACODEC for rk3328Katsuhiro Suzuki1-1/+1
2018-11-23clk: sunxi-ng: sun50i: a64: Use sigma-delta modulation for audio PLLChen-Yu Tsai1-13/+24
2018-11-23clk: meson: meson8b: add the CPU clock post divider clocksMartin Blumenstingl2-1/+256
2018-11-23clk: meson: meson8b: rename cpu_div2/cpu_div3 to cpu_in_div2/cpu_in_div3Martin Blumenstingl2-12/+12
2018-11-23clk: meson: clk-regmap: add read-only gate opsMartin Blumenstingl2-0/+6
2018-11-23clk: meson: meson8b: allow changing the CPU clock treeMartin Blumenstingl1-6/+6
2018-11-23clk: meson: meson8b: run from the XTAL when changing the CPU frequencyMartin Blumenstingl1-0/+63
2018-11-23clk: meson: meson8b: add support for more M/N values in sys_pllMartin Blumenstingl1-0/+5
2018-11-23clk: meson: meson8b: mark the CPU clock as CLK_IS_CRITICALMartin Blumenstingl1-1/+2
2018-11-23clk: meson: meson8b: do not use cpu_div3 for cpu_scale_out_selMartin Blumenstingl1-2/+9
2018-11-23clk: meson: clk-pll: check if the clock is already enabledMartin Blumenstingl1-0/+19
2018-11-23clk: meson: meson8b: fix the width of the cpu_scale_div clockMartin Blumenstingl1-1/+1
2018-11-23clk: meson: meson8b: fix incorrect divider mapping in cpu_scale_tableMartin Blumenstingl1-7/+8
2018-11-23clk: meson: meson8b: use the HHI syscon if availableMartin Blumenstingl1-9/+15
2018-11-23clk: meson-gxbb: Add video clocksNeil Armstrong1-0/+722