summaryrefslogtreecommitdiffstats
path: root/drivers/clk
AgeCommit message (Expand)AuthorFilesLines
2018-01-10clk: meson-axg: fix potential NULL dereference in axg_clkc_probe()weiyongjun (A)1-0/+2
2018-01-10clk: Simplify debugfs registrationStephen Boyd1-6/+2
2018-01-10clk: Fix debugfs_create_*() usageGeert Uytterhoeven1-19/+17
2018-01-10clk: Show symbolic clock flags in debugfsGeert Uytterhoeven1-2/+55
2018-01-05clk: renesas: r8a7796: Add FDP clockABE Hiroshige1-0/+1
2018-01-04clk: Move __clk_{get,put}() into private clk.h APIStephen Boyd1-0/+4
2018-01-04clk: sunxi: Use CLK_IS_CRITICAL flag for critical clksStephen Boyd6-47/+44
2018-01-03clk: Improve flags doc for of_clk_detect_critical()Geert Uytterhoeven1-1/+1
2018-01-03clk: sunxi-ng: a83t: Add M divider to TCON1 clockJernej Škrabec1-2/+2
2018-01-02Merge tag 'meson-clk-for-v4.16-3' of git://github.com/BayLibre/clk-meson into...Stephen Boyd1-1/+1
2018-01-02clk: Prepare to remove asm-generic/clkdev.hStephen Boyd1-1/+1
2018-01-02clk: qcom: Add APCS clock controller supportGeorgi Djakov3-0/+150
2018-01-02clk: qcom: Add regmap mux-div clocks supportGeorgi Djakov3-0/+276
2018-01-02clk: qcom: Add A53 PLL supportGeorgi Djakov3-0/+118
2017-12-29clk: sunxi-ng: fix the A64/H5 clock description of DE2 CCUIcenowy Zheng1-3/+3
2017-12-29clk: sunxi-ng: add support for Allwinner H3 DE2 CCUIcenowy Zheng1-0/+47
2017-12-28clk: divider: fix incorrect usage of container_ofJerome Brunet5-8/+7
2017-12-28clk: mvebu: armada-37xx-periph: Use PTR_ERR_OR_ZERO()Gomonovych, Vasyl1-4/+1
2017-12-28clk: iproc: Minor tidy up of iproc pll data structuresLori Hikichi1-47/+36
2017-12-28clk: iproc: Allow plls to do minor rate changes without resetLori Hikichi1-0/+47
2017-12-28clk: iproc: Fix error in the pll post divider rate calculationLori Hikichi1-16/+17
2017-12-28clk: iproc: Allow iproc pll to runtime calculate vco parametersLori Hikichi3-35/+92
2017-12-28clk: si5351: _si5351_clkout_reset_pll() can be staticWu Fengguang1-1/+1
2017-12-28clk: pxa: unbreak lookup of CLK_POUTIgor Grinberg1-1/+5
2017-12-28clk: meson-axg: make local symbol axg_gp0_params_table staticweiyongjun (A)1-1/+1
2017-12-28clk: meson-axg: fix return value check in axg_clkc_probe()weiyongjun (A)1-1/+1
2017-12-26clk: use atomic runtime pm api in clk_core_is_enabledDong Aisheng1-1/+2
2017-12-26clk: mediatek: Fix all warnings for missing struct clk_onecell_dataSean Wang1-0/+1
2017-12-23clk: meson: mpll: use 64-bit maths in params_from_rateMartin Blumenstingl1-1/+1
2017-12-21clk: si5351: Do not enable parent clocks on probeSergej Sawazki1-26/+9
2017-12-21clk: si5351: Rename internal plls to avoid name collisionsSergej Sawazki1-1/+1
2017-12-21clk: si5351: Apply PLL soft reset before enabling the outputsSergej Sawazki1-0/+29
2017-12-21clk: si5351: Add DT property to enable PLL resetSergej Sawazki1-0/+3
2017-12-21clk: si5351: implement remove handlerAlexey Khoroshilov1-0/+13
2017-12-21clk: axi-clkgen: Round closest in round_rate() and recalc_rate()Lars-Peter Clausen1-3/+7
2017-12-21clk: axi-clkgen: Correctly handle nocount bit in recalc_rate()Lars-Peter Clausen1-5/+24
2017-12-21clk: Don't touch hardware when reparenting during registrationStephen Boyd1-2/+5
2017-12-21clk: mediatek: fixup test-building of MediaTek clock driversSean Wang1-1/+1
2017-12-21clk: mediatek: group drivers under indpendent menuSean Wang1-46/+50
2017-12-21clk: at91: pmc: Support backup for programmable clocksRomain Izard3-0/+39
2017-12-21clk: at91: pmc: Save SCSR during suspendRomain Izard1-2/+2
2017-12-21clk: at91: pmc: Wait for clocks when resumingRomain Izard1-8/+16
2017-12-21clk: qcom: ipq8074: add misc resets for PCIE and NSSAbhishek Sahu1-0/+42
2017-12-21clk: qcom: ipq8074: add GP and Crypto clocksAbhishek Sahu1-0/+199
2017-12-21clk: qcom: ipq8074: add NSS ethernet port clocksAbhishek Sahu1-0/+1288
2017-12-21clk: qcom: ipq8074: add NSS clocksAbhishek Sahu1-0/+1034
2017-12-21clk: qcom: ipq8074: add PCIE, USB and SDCC clocksAbhishek Sahu1-0/+994
2017-12-21clk: qcom: ipq8074: add remaining PLL’sAbhishek Sahu1-1/+191
2017-12-21clk: qcom: ipq8074: fix missing GPLL0 divider widthAbhishek Sahu1-0/+1
2017-12-21clk: qcom: add parent map for regmap muxAbhishek Sahu4-11/+18