summaryrefslogtreecommitdiffstats
path: root/drivers/clk/sunxi/clk-sunxi.c
AgeCommit message (Expand)AuthorFilesLines
2018-01-04clk: sunxi: Use CLK_IS_CRITICAL flag for critical clksStephen Boyd1-23/+13
2017-07-21clk: Convert to using %pOF instead of full_nameRob Herring1-10/+7
2016-11-04clk: sunxi: Fix M factor computation for APB1Stéphan Rafin1-1/+1
2016-04-25clk: sunxi: Let divs clocks read the base factor clock name from devicetreeJens Kuske1-11/+30
2016-04-22clk: sunxi: Add sun6i/8i display supportJean-Francois Moine1-0/+38
2016-02-21clk: sunxi: Improve divs_clk error handling and reportingAndre Przywara1-3/+15
2016-02-21clk: sunxi: improve divider_clk error handling and reportingAndre Przywara1-3/+33
2016-02-21clk: sunxi: improve mux_clk error handling and reportingAndre Przywara1-6/+15
2016-02-11clk: sunxi: Remove clk_register_clkdev callsMaxime Ripard1-5/+1
2016-02-11clk: sunxi: Remove old probe and protection codeMaxime Ripard1-108/+0
2016-02-11clk: sunxi: convert current clocks registration to CLK_OF_DECLAREMaxime Ripard1-17/+133
2016-02-11clk: sunxi: Make clocks setup functions take const pointerMaxime Ripard1-3/+3
2016-02-11clk: sunxi: Make clocks setup functions return their clockMaxime Ripard1-7/+10
2016-02-02clk: sunxi: improve error reporting for the mux clockAndre Przywara1-4/+16
2016-01-29clk: sunxi: rewrite sun6i-a31-ahb1-clk using factors clk with custom recalcChen-Yu Tsai1-208/+83
2016-01-27clk: sunxi: factors: Consolidate get_factors parameters into a structChen-Yu Tsai1-132/+90
2016-01-27clk: sunxi: factors: Make struct clk_factors_config table constChen-Yu Tsai1-8/+8
2015-12-08clk: sunxi: Add H3 clocks supportJens Kuske1-0/+6
2015-10-17ARM: sunxi: Add R8 supportMaxime Ripard1-0/+1
2015-08-31Merge tag 'clk-for-linus-4.3' of git://git.kernel.org/pub/scm/linux/kernel/gi...Linus Torvalds1-204/+23
2015-08-24clk: sunxi: Convert to clk_hw based provider APIsStephen Boyd1-5/+5
2015-08-24clk: Convert __clk_get_flags() to clk_hw_get_flags()Stephen Boyd1-1/+1
2015-08-24clk: Replace __clk_get_num_parents with clk_hw_get_num_parents()Stephen Boyd1-1/+1
2015-08-12clk: sunxi: Add a simple gates driverMaxime Ripard1-177/+0
2015-07-28Merge branch 'cleanup-clk-h-includes' into clk-nextStephen Boyd1-0/+2
2015-07-28clk: sunxi: make use of of_clk_parent_fill helper functionDinh Nguyen1-10/+4
2015-07-27clk: fix some determine_rate implementationsBoris Brezillon1-2/+4
2015-07-27clk: change clk_ops' ->determine_rate() prototypeBoris Brezillon1-11/+9
2015-07-20clk: sunxi: Include clk.h and remove unused clkdev.h includesStephen Boyd1-0/+2
2015-07-09Merge tag 'sunxi-late-for-4.2' of https://git.kernel.org/pub/scm/linux/kernel...Kevin Hilman1-0/+1
2015-07-05ARM: sunxi: Add Machine support for A33Vishnu Patekar1-0/+1
2015-05-05clk: sunxi: Fix of_io_request_and_map error checkMaxime Ripard1-0/+2
2015-03-25clk: sunxi: Add pll6 / 4 clock output to sun4i-a10-pll6Chen-Yu Tsai1-1/+2
2015-03-25clk: sunxi: Make divs clocks specify which output is the base factor clockChen-Yu Tsai1-12/+25
2015-03-21clk: sunxi: Register divs clocks before factor clocksChen-Yu Tsai1-3/+3
2015-03-21clk: sunxi: Add "cpu" to list of protected clocks for sun5iChen-Yu Tsai1-0/+1
2015-03-21clk: sunxi: Add muxable ahb factors clock for sun5i and sun7iChen-Yu Tsai1-0/+52
2015-02-23clk: sunxi: Move USB clocks to separate fileChen-Yu Tsai1-88/+0
2015-02-21Merge tag 'clk-for-linus-3.20' of git://git.linaro.org/people/mike.turquette/...Linus Torvalds1-40/+222
2015-02-02clk: Add rate constraints to clocksTomeu Vizoso1-0/+2
2015-01-25sunxi: clk: Set sun6i-pll1 n_start = 1Hans de Goede1-0/+1
2015-01-14clk: sunxi: Remove custom phase functionMaxime Ripard1-37/+0
2015-01-06clk: sunxi: Propagate rate changes to parent for mux clocksChen-Yu Tsai1-1/+1
2015-01-05ARM: sunxi: Add "allwinner,sun6i-a31s" to mach-sunxiHans de Goede1-0/+1
2014-12-21clk: sunxi: Give sunxi_factors_register a registers parameterHans de Goede1-1/+10
2014-12-21clk: sunxi: unify sun6i AHB1 clock with proper PLL6 pre-dividerChen-Yu Tsai1-0/+208
2014-12-21clk: sunxi: Remove ahb1_sdram from sun6i/sun8i protected clocks listChen-Yu Tsai1-1/+0
2014-11-23clk: sunxi: Implement A31 PLL6 as a divs clock for 2x outputChen-Yu Tsai1-12/+16
2014-11-23clk: sunxi: Specify number of child clocks for divs clocksChen-Yu Tsai1-2/+9
2014-11-23clk: sunxi: Removed unused/incorrect sun6i-a31-apb2-clk driverChen-Yu Tsai1-7/+0