summaryrefslogtreecommitdiffstats
path: root/drivers/clk/sunxi-ng
AgeCommit message (Expand)AuthorFilesLines
2018-11-13clk: sunxi-ng: Enable DE2_CCU for SUN8I and SUN50IJagan Teki1-0/+1
2018-11-05clk: sunxi-ng: Add support for H6 DE3 clocksJernej Skrabec2-4/+71
2018-11-05clk: sunxi-ng: h6: Set video PLLs limitsJernej Skrabec1-0/+4
2018-11-05clk: sunxi-ng: Use u64 for calculation of NM rateJernej Skrabec1-3/+15
2018-11-05clk: sunxi-ng: Adjust MP clock parent rate when allowedJernej Skrabec1-2/+62
2018-11-05clk: sunxi-ng: sun50i: h6: Fix MMC clock mux widthJagan Teki1-3/+3
2018-11-05clk: sunxi-ng: enable so-said LDOs for A64 SoC's pll-mipi clockIcenowy Zheng1-1/+6
2018-10-31Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...Linus Torvalds10-86/+143
2018-09-07clk: sunxi-ng: sun4i: Set VCO and PLL bias current to lowest settingChen-Yu Tsai1-1/+9
2018-09-05dt-bindings: clock: sun50i-a64-ccu: Add PLL_VIDEO0 macroJagan Teki1-1/+3
2018-09-05clk: sunxi-ng: a64: Add max. rate constraint to video PLLsIcenowy Zheng1-24/+26
2018-09-05clk: sunxi-ng: a64: Add minimal rate for video PLLsJagan Teki1-22/+24
2018-09-05clk: sunxi-ng: sun50i: h6: Add 2x fixed post-divider to MMC module clocksIcenowy Zheng1-20/+23
2018-08-27clk: sunxi-ng: a83t: Add max. rate constraint to video PLLsJernej Skrabec1-0/+2
2018-08-27clk: sunxi-ng: nkmp: Add constraint for maximum rateJernej Skrabec2-0/+8
2018-08-27clk: sunxi-ng: r40: Add max. rate constraint to video PLLsJernej Skrabec1-26/+26
2018-08-27clk: sunxi-ng: h3/h5: Add max. rate constraint to pll-videoJernej Skrabec1-12/+13
2018-08-27clk: sunxi-ng: Add maximum rate constraint to NM PLLsJernej Skrabec2-0/+37
2018-08-27clk: sunxi-ng: h6: fix PWM gate/reset offsetRongyi Chen1-1/+1
2018-08-27clk: sunxi-ng: h6: fix bus clocks' divider positionIcenowy Zheng1-4/+4
2018-08-15Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...Linus Torvalds3-35/+42
2018-06-27clk: sunxi-ng: add A64 compatible stringIcenowy Zheng1-7/+4
2018-06-27clk: sunxi-ng: r40: Export video PLLsJernej Skrabec1-2/+6
2018-06-27clk: sunxi-ng: r40: Allow setting parent rate to display related clocksJernej Skrabec1-4/+8
2018-06-27clk: sunxi-ng: r40: Add minimal rate for video PLLsJernej Skrabec1-22/+24
2018-06-21clk: sunxi-ng: replace lib-y with obj-yMasahiro Yamada1-24/+15
2018-05-17clk: sunxi-ng: r40: export a regmap to access the GMAC registerIcenowy Zheng1-0/+33
2018-05-17clk: sunxi-ng: r40: rewrite init code to a platform driverIcenowy Zheng1-11/+28
2018-05-04clk: sunxi-ng: add support for H6 PRCM CCUIcenowy Zheng4-0/+232
2018-04-13Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...Linus Torvalds10-35/+1375
2018-03-21clk: sunxi-ng: add missing hdmi-slow clock for H6 CCUIcenowy Zheng2-1/+5
2018-03-18clk: sunxi-ng: add support for the Allwinner H6 CCUIcenowy Zheng4-0/+1269
2018-03-18clk: sunxi-ng: Support fixed post-dividers on NKMP style clocksIcenowy Zheng2-3/+19
2018-03-02clk: sunxi-ng: h3: h5: export CLK_PLL_VIDEOJernej Skrabec1-1/+3
2018-03-02clk: sunxi-ng: h3: h5: Allow some clocks to set parent rateJernej Skrabec1-3/+6
2018-03-02clk: sunxi-ng: h3: h5: Add minimal rate for video PLLJernej Skrabec1-11/+12
2018-03-02clk: sunxi-ng: Add check for minimal rate to NM PLLsJernej Skrabec2-0/+34
2018-02-19clk: sunxi-ng: a31: Fix CLK_OUT_* clock opsChen-Yu Tsai1-3/+3
2018-02-15clk: sunxi-ng: Use u64 for calculation of nkmp rateJernej Skrabec1-3/+18
2018-02-15clk: sunxi-ng: Mask nkmp factors when setting registerJernej Skrabec1-9/+12
2018-02-13clk: sunxi-ng: remove select on obsolete SUNXI_CCU_X kconfig nameCorentin Labbe1-7/+0
2018-01-26Merge branches 'clk-aspeed', 'clk-lock-UP', 'clk-mediatek' and 'clk-allwinner...Stephen Boyd7-43/+185
2018-01-26Merge branch 'clk-divider-container' into clk-nextStephen Boyd1-1/+1
2018-01-03clk: sunxi-ng: a83t: Add M divider to TCON1 clockJernej Škrabec1-2/+2
2017-12-29clk: sunxi-ng: fix the A64/H5 clock description of DE2 CCUIcenowy Zheng1-3/+3
2017-12-29clk: sunxi-ng: add support for Allwinner H3 DE2 CCUIcenowy Zheng1-0/+47
2017-12-28clk: divider: fix incorrect usage of container_ofJerome Brunet1-1/+1
2017-12-21clk: move clock common macros out from vendor directoriesChunyan Zhang1-29/+0
2017-12-08clk: sunxi-ng: sun8i: a83t: Use sigma-delta modulation for audio PLLChen-Yu Tsai1-1/+10
2017-12-08clk: sunxi-ng: sun8i: a83t: Add /2 fixed post divider to audio PLLChen-Yu Tsai1-3/+6