summaryrefslogtreecommitdiffstats
path: root/drivers/clk/st
AgeCommit message (Expand)AuthorFilesLines
2019-06-19treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 500Thomas Gleixner1-5/+1
2019-05-30treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 194Thomas Gleixner1-1/+2
2019-05-30treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 152Thomas Gleixner2-12/+2
2019-05-21treewide: Add SPDX license identifier - Makefile/KconfigThomas Gleixner1-0/+1
2019-05-15clk: Remove io.h from clk-provider.hStephen Boyd1-0/+1
2018-12-10clk: st: Remove usage of CLK_IS_BASICStephen Boyd3-4/+4
2018-08-30clk: Convert to using %pOFn instead of device_node.nameRob Herring1-1/+1
2018-06-12treewide: kzalloc() -> kcalloc()Kees Cook2-2/+2
2017-11-02License cleanup: add SPDX GPL-2.0 license identifier to files with no licenseGreg Kroah-Hartman1-0/+1
2016-12-08clk: st: clk-flexgen: Unmap region obtained by of_iomapArvind Yadav1-1/+4
2016-09-16drivers: clk: st: Handle clk synchronous mode for video clocksGabriel Fernandez1-2/+35
2016-09-16drivers: clk: st: Add clock propagation for audio clocksGabriel Fernandez1-1/+25
2016-09-16drivers: clk: st: Add fs660c32 synthesizer algorithmGabriel Fernandez1-69/+111
2016-09-16drivers: clk: st: Simplify clock binding of STiH4xx platformsGabriel Fernandez3-77/+55
2016-09-16drivers: clk: st: Remove stih415-416 clock supportGabriel Fernandez3-1404/+1
2016-06-30clk: st: clkgen-pll: Detect critical clocksLee Jones1-10/+17
2016-06-30clk: st: clkgen-fsyn: Detect critical clocksLee Jones1-3/+7
2016-06-30clk: st: clk-flexgen: Detect critical clocksLee Jones1-1/+3
2016-02-26clk: st: Remove impossible check for of_clk_get_parent_count() < 0Stephen Boyd2-4/+4
2016-01-29clk: st: avoid uninitialized variable useArnd Bergmann1-2/+6
2016-01-29clk: move the common clock's to_clk_*(_hw) macros to clk-provider.hGeliang Tang1-5/+4
2015-11-20clk: st: avoid uninitialized variable useArnd Bergmann1-8/+9
2015-10-08drivers: clk: st: Correct the pll-type for A9 for stih418Gabriel Fernandez1-0/+194
2015-10-08drivers: clk: st: PLL rate change implementation for DVFSGabriel Fernandez3-10/+216
2015-10-08drivers: clk: st: Support for enable/disable in Clockgen PLLsGabriel Fernandez1-1/+59
2015-10-01clk: st: fix handling result of of_property_count_stringsAndrzej Hajda1-3/+4
2015-09-17drivers: clk: st: Rename st_pll3200c32_407_c0_x into st_pll3200c32_cx_xGabriel Fernandez2-10/+10
2015-08-24clk: Convert __clk_get_name(hw->clk) to clk_hw_get_name(hw)Stephen Boyd4-16/+16
2015-08-24clk: Convert __clk_get_flags() to clk_hw_get_flags()Stephen Boyd1-1/+1
2015-07-28Merge branch 'cleanup-clk-h-includes' into clk-nextStephen Boyd4-0/+4
2015-07-28clk: st: make use of of_clk_parent_fill helper functionDinh Nguyen2-9/+4
2015-07-20clk: st: Include clk.hStephen Boyd4-0/+4
2015-07-13clk: st: Fix error paths and allocation styleStephen Boyd1-38/+45
2015-07-07drivers: clk: st: Incorrect register offset used for lock_statusPankaj Dev1-1/+1
2015-07-06drivers: clk: st: Fix mux bit-setting for Cortex A9 clocksGabriel Fernandez1-1/+1
2015-07-06drivers: clk: st: Add CLK_GET_RATE_NOCACHE flag to clocksPankaj Dev4-6/+8
2015-07-06drivers: clk: st: Fix flexgen lock initGiuseppe Cavallaro1-0/+2
2015-07-06drivers: clk: st: Fix FSYN channel valuesGabriel Fernandez1-2/+2
2015-07-06drivers: clk: st: Remove unused codeGabriel Fernandez1-4/+0
2015-06-04clk: st: Use of_clk_get_parent_count() instead of open codingGeert Uytterhoeven2-2/+2
2015-05-14clk: st: Silence sparse warningsStephen Boyd4-17/+17
2015-04-01clk: constify of_device_id arrayFabian Frederick3-7/+7
2015-02-18clk: Replace explicit clk assignment with __clk_hw_set_clkJavier Martinez Canillas2-17/+17
2015-01-20clk: st: STiH410: Fix pdiv and fdiv divisor when setting ratePeter Griffin1-4/+15
2014-07-28clk: st: Use round to closest divider flagGabriel FERNANDEZ1-1/+2
2014-07-28clk: st: Update frequency tables for fs660c32 and fs432c65Gabriel FERNANDEZ1-8/+59
2014-07-28clk: st: STiH407: Support for clockgenA9Gabriel FERNANDEZ1-0/+16
2014-07-28clk: st: STiH407: Support for clockgenD0/D2/D3Gabriel FERNANDEZ1-0/+46
2014-07-28clk: st: STiH407: Support for clockgenC0Gabriel FERNANDEZ2-0/+83
2014-07-28clk: st: Add quadfs reset handlingGabriel FERNANDEZ1-0/+5