index
:
linux
WIP-syscall
master
mmu_gather-race-fix
n900-dt
n900-dt-with-ssi
n900-dts-twl5030
n900-modem-rework
n900-omapdrm
next
proc-cmdline
sc18is600
ssi
ssi-cleaned
ssi-cleaned-dt
ssi-cleaned-dt2
ssi-cleaned-dt3
tty-splice
twl4030-madc-cleanup
Linux Kernel (branches are rebased on master from time to time)
Linus Torvalds
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
drivers
/
clk
/
renesas
Age
Commit message (
Expand
)
Author
Files
Lines
2022-02-22
clk: renesas: r8a779f0: Add PFC clock
Geert Uytterhoeven
1
-0
/
+1
2022-02-22
clk: renesas: r8a779f0: Add I2C clocks
Geert Uytterhoeven
1
-0
/
+6
2022-02-22
clk: renesas: r8a779f0: Add WDT clock
Geert Uytterhoeven
1
-0
/
+9
2022-02-22
clk: renesas: r8a779f0: Fix RSW2 clock divider
Geert Uytterhoeven
1
-1
/
+1
2022-02-10
clk: renesas: rzg2l-cpg: Add support for RZ/V2L SoC
Biju Das
5
-191
/
+250
2022-01-24
clk: renesas: r8a779a0: Add CANFD module clock
Ulrich Hecht
1
-0
/
+1
2022-01-24
clk: renesas: r9a07g044: Update multiplier and divider values for PLL2/3
Lad Prabhakar
1
-2
/
+2
2022-01-24
clk: renesas: r8a7799[05]: Add MLP clocks
Nikita Yushchenko
2
-0
/
+2
2022-01-24
clk: renesas: r8a779f0: Add SYS-DMAC clocks
Yoshihiro Shimoda
1
-0
/
+2
2021-12-08
clk: renesas: r9a07g044: Add GPU clock and reset entries
Biju Das
1
-0
/
+9
2021-12-08
clk: renesas: r9a07g044: Add mux and divider for G clock
Biju Das
2
-0
/
+10
2021-12-08
clk: renesas: r9a07g044: Rename CLK_PLL3_DIV4 macro
Biju Das
1
-2
/
+2
2021-12-08
clk: renesas: cpg-mssr: Add support for R-Car S4-8
Yoshihiro Shimoda
5
-0
/
+196
2021-12-08
clk: renesas: rcar-gen4: Introduce R-Car Gen4 CPG driver
Yoshihiro Shimoda
7
-341
/
+437
2021-11-26
clk: renesas: r9a07g044: Add TSU clock and reset entry
Biju Das
1
-0
/
+3
2021-11-19
clk: renesas: cpg-mssr: propagate return value of_genpd_add_provider_simple()
Lad Prabhakar
1
-2
/
+1
2021-11-19
clk: renesas: cpg-mssr: Check return value of pm_genpd_init()
Lad Prabhakar
1
-1
/
+14
2021-11-19
clk: renesas: rzg2l: propagate return value of_genpd_add_provider_simple()
Lad Prabhakar
1
-2
/
+1
2021-11-19
clk: renesas: rzg2l: Check return value of pm_genpd_init()
Lad Prabhakar
1
-1
/
+13
2021-11-19
clk: renesas: r9a07g044: Add RSPI clock and reset entries
Lad Prabhakar
1
-0
/
+9
2021-11-19
clk: renesas: r9a07g044: Change core clock "I" from DEF_FIXED->DEF_DIV
Biju Das
1
-1
/
+10
2021-11-19
clk: renesas: rzg2l: Add CPG_PL1_DDIV macro
Biju Das
1
-0
/
+2
2021-11-19
clk: renesas: rcar-gen3: Remove outdated SD_SKIP_FIRST
Wolfram Sang
1
-12
/
+3
2021-11-19
clk: renesas: rcar-gen3: Switch to new SD clock handling
Wolfram Sang
4
-202
/
+32
2021-11-19
clk: renesas: r8a779a0: Add SDnH clock to V3U
Wolfram Sang
1
-1
/
+10
2021-11-19
clk: renesas: rcar-gen3: Add SDnH clock
Wolfram Sang
10
-32
/
+64
2021-11-19
clk: renesas: rcar-gen3: Add dummy SDnH clock
Wolfram Sang
4
-0
/
+21
2021-11-15
clk: renesas: r9a07g044: Add OSTM clock and reset entries
Biju Das
1
-0
/
+9
2021-11-15
clk: renesas: r9a07g044: Rename CLK_PLL2_DIV16 and CLK_PLL2_DIV20 macros
Biju Das
1
-6
/
+6
2021-11-15
clk: renesas: r9a07g044: Add WDT clock and reset entries
Biju Das
1
-0
/
+15
2021-11-15
clk: renesas: r9a07g044: Add clock and reset entry for SCI1
Lad Prabhakar
1
-0
/
+3
2021-11-15
clk: renesas: rzg2l: Add missing kerneldoc for resets
Geert Uytterhoeven
2
-0
/
+4
2021-10-15
clk: renesas: r8a779[56]x: Add MLP clocks
Andrey Gusakov
3
-0
/
+3
2021-10-08
clk: renesas: r9a07g044: Add SDHI clock and reset entries
Biju Das
2
-0
/
+40
2021-10-08
clk: renesas: rzg2l: Add SDHI clk mux support
Biju Das
2
-0
/
+130
2021-10-08
clk: renesas: r8a779a0: Add RPC support
Wolfram Sang
1
-0
/
+32
2021-10-08
clk: renesas: cpg-lib: Move RPC clock registration to the library
Wolfram Sang
3
-87
/
+92
2021-10-08
clk: renesas: r9a07g044: Add clock and reset entries for SPI Multi I/O Bus Co...
Lad Prabhakar
2
-0
/
+21
2021-09-28
clk: renesas: r8a779a0: Add Z0 and Z1 clock support
Geert Uytterhoeven
1
-0
/
+158
2021-09-24
clk: renesas: r9a07g044: Add GbEthernet clock/reset
Biju Das
1
-0
/
+10
2021-09-24
clk: renesas: rzg2l: Add support to handle coupled clocks
Biju Das
2
-1
/
+81
2021-09-24
clk: renesas: r9a07g044: Add ethernet clock sources
Biju Das
2
-1
/
+21
2021-09-24
clk: renesas: rzg2l: Add support to handle MUX clocks
Biju Das
2
-0
/
+35
2021-09-24
clk: renesas: r8a779a0: Add TPU clock
Wolfram Sang
1
-0
/
+1
2021-09-24
clk: renesas: rzg2l: Fix clk status function
Biju Das
1
-1
/
+1
2021-09-24
clk: renesas: r9a07g044: Mark IA55_CLK and DMAC_ACLK critical
Biju Das
1
-0
/
+2
2021-09-02
Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...
Linus Torvalds
10
-26
/
+87
2021-08-29
Merge tag 'clk-fixes-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/...
Linus Torvalds
1
-1
/
+1
2021-08-28
clk: renesas: rcar-usb2-clock-sel: Fix kernel NULL pointer dereference
Adam Ford
1
-1
/
+1
2021-08-13
clk: renesas: Make CLK_R9A06G032 invisible
Geert Uytterhoeven
1
-3
/
+1
[next]