summaryrefslogtreecommitdiffstats
path: root/drivers/clk/mediatek
AgeCommit message (Expand)AuthorFilesLines
2022-02-17clk: mediatek: Warn if clk IDs are duplicatedChen-Yu Tsai5-6/+34
2022-02-17clk: mediatek: mt8195: Implement remove functionsChen-Yu Tsai5-0/+83
2022-02-17clk: mediatek: mt8195: Implement error handling in probe functionsChen-Yu Tsai5-18/+61
2022-02-17clk: mediatek: mt8195: Hook up mtk_clk_simple_remove()Chen-Yu Tsai14-0/+14
2022-02-17clk: mediatek: Unregister clks in mtk_clk_simple_probe() error pathChen-Yu Tsai1-1/+3
2022-02-17clk: mediatek: mtk: Implement error handling in register APIsChen-Yu Tsai2-35/+103
2022-02-17clk: mediatek: pll: Implement error handling in register APIChen-Yu Tsai2-7/+22
2022-02-17clk: mediatek: mux: Implement error handling in register APIChen-Yu Tsai1-1/+14
2022-02-17clk: mediatek: mux: Reverse check for existing clk to reduce nesting levelChen-Yu Tsai1-7/+8
2022-02-17clk: mediatek: gate: Implement error handling in register APIChen-Yu Tsai1-1/+14
2022-02-17clk: mediatek: cpumux: Implement error handling in register APIChen-Yu Tsai1-1/+14
2022-02-17clk: mediatek: mtk: Clean up included headersChen-Yu Tsai2-13/+12
2022-02-17clk: mediatek: Add mtk_clk_simple_remove()Chen-Yu Tsai2-0/+16
2022-02-17clk: mediatek: Implement mtk_clk_unregister_composites() APIChen-Yu Tsai2-0/+48
2022-02-17clk: mediatek: Implement mtk_clk_unregister_divider_clks() APIChen-Yu Tsai2-3/+24
2022-02-17clk: mediatek: Implement mtk_clk_unregister_factors() APIChen-Yu Tsai2-2/+24
2022-02-17clk: mediatek: Implement mtk_clk_unregister_fixed_clks() APIChen-Yu Tsai2-2/+24
2022-02-17clk: mediatek: pll: Clean up included headersChen-Yu Tsai1-5/+7
2022-02-17clk: mediatek: pll: Implement unregister APIChen-Yu Tsai2-0/+57
2022-02-17clk: mediatek: pll: Split definitions into separate header fileChen-Yu Tsai19-57/+91
2022-02-17clk: mediatek: mux: Clean up included headersChen-Yu Tsai2-5/+14
2022-02-17clk: mediatek: mux: Internalize struct mtk_clk_muxChen-Yu Tsai2-8/+8
2022-02-17clk: mediatek: mux: Implement unregister APIChen-Yu Tsai2-0/+38
2022-02-17clk: mediatek: cpumux: Clean up included headersChen-Yu Tsai2-0/+7
2022-02-17clk: mediatek: cpumux: Internalize struct mtk_clk_cpumuxChen-Yu Tsai2-8/+8
2022-02-17clk: mediatek: cpumux: Implement unregister APIChen-Yu Tsai2-0/+34
2022-02-17clk: mediatek: gate: Clean up included headersChen-Yu Tsai2-11/+10
2022-02-17clk: mediatek: gate: Implement unregister APIChen-Yu Tsai2-0/+38
2022-02-17clk: mediatek: gate: Internalize clk implementationChen-Yu Tsai2-41/+25
2022-02-17clk: mediatek: gate: Consolidate gate type clk related codeChen-Yu Tsai4-77/+77
2022-02-17clk: mediatek: Use %pe to print errorsChen-Yu Tsai6-25/+13
2022-01-24clk: mediatek: Fix memory leaks on probeJosé Expósito1-6/+30
2022-01-19clk: mediatek: relicense mt7986 clock driver to GPL-2.0Sam Shih3-3/+3
2022-01-06clk: mediatek: add mt7986 clock supportSam Shih6-0/+819
2022-01-06clk: mediatek: clk-gate: Use regmap_{set/clear}_bits helpersAngeloGioacchino Del Regno1-4/+2
2022-01-06clk: mediatek: clk-gate: Shrink by adding clockgating bit check helperAngeloGioacchino Del Regno1-11/+7
2021-11-02clk:mediatek: remove duplicate include in clk-mt8195-imp_iic_wrap.cRan Jianping1-2/+0
2021-09-14clk: mediatek: Export clk_ops structures to modulesStephen Boyd1-0/+2
2021-09-14clk: mediatek: support COMMON_CLK_MT6779 module buildMiles Chen10-17/+35
2021-09-14clk: mediatek: support COMMON_CLK_MEDIATEK module buildMiles Chen8-1/+33
2021-09-14clk: mediatek: Add MT8195 apusys clock supportChun-Jie Chen2-1/+94
2021-09-14clk: mediatek: Add MT8195 imp i2c wrapper clock supportChun-Jie Chen2-1/+69
2021-09-14clk: mediatek: Add MT8195 wpesys clock supportChun-Jie Chen2-1/+145
2021-09-14clk: mediatek: Add MT8195 vppsys1 clock supportChun-Jie Chen2-1/+109
2021-09-14clk: mediatek: Add MT8195 vppsys0 clock supportChun-Jie Chen2-1/+111
2021-09-14clk: mediatek: Add MT8195 vencsys clock supportChun-Jie Chen2-1/+71
2021-09-14clk: mediatek: Add MT8195 vdosys1 clock supportChun-Jie Chen2-1/+141
2021-09-14clk: mediatek: Add MT8195 vdosys0 clock supportChun-Jie Chen2-1/+124
2021-09-14clk: mediatek: Add MT8195 vdecsys clock supportChun-Jie Chen2-1/+106
2021-09-14clk: mediatek: Add MT8195 scp adsp clock supportChun-Jie Chen2-1/+48