summaryrefslogtreecommitdiffstats
path: root/arch
AgeCommit message (Expand)AuthorFilesLines
2010-10-27MN10300: ASB2364: Add support for SMSC911X and SMC911XAkira Takeuchi5-0/+233
2010-10-27MN10300: ASB2364: Handle the IRQ multiplexer in the FPGADavid Howells7-19/+166
2010-10-27MN10300: Generic time supportMark Salter12-115/+401
2010-10-27MN10300: Specify an ELF HWCAP flag for MN10300 Atomic Operations Unit supportMark Salter1-0/+10
2010-10-27MN10300: Map userspace atomic op regs as a vmalloc pageMark Salter2-0/+24
2010-10-27MN10300: And Panasonic AM34 subarch and implement SMPAkira Takeuchi79-481/+4494
2010-10-27MN10300: Delete idle_timestamp from irq_cpustat_tAkira Takeuchi2-3/+0
2010-10-27MN10300: Make various interrupt priority settings configurableAkira Takeuchi2-6/+76
2010-10-27MN10300: Optimise do_csum()Akira Takeuchi1-27/+22
2010-10-27MN10300: Implement atomic ops using atomic ops unitMark Salter2-47/+351
2010-10-27MN10300: Make the FPU operate in non-lazy mode under SMPAkira Takeuchi14-248/+440
2010-10-27MN10300: SMP TLB flushingAkira Takeuchi4-29/+290
2010-10-27MN10300: Use the [ID]PTEL2 registers rather than [ID]PTEL for TLB controlAkira Takeuchi3-47/+65
2010-10-27MN10300: Make the use of PIDR to mark TLB entries controllableAkira Takeuchi4-62/+84
2010-10-27MN10300: Rename __flush_tlb*() to local_flush_tlb*()David Howells6-28/+42
2010-10-27MN10300: AM34 erratum requires MMUCTR read and write on exception entryAkira Takeuchi3-6/+37
2010-10-27MN10300: Make the boot wrapper able to use writeback cachingAkira Takeuchi1-1/+48
2010-10-27MN10300: Cache: Implement SMP global cache flushingAkira Takeuchi9-15/+535
2010-10-27MN10300: Allow some cacheflushes to be avoided if cache snooping is availableDavid Howells9-96/+309
2010-10-27MN10300: AM34: Add cacheflushing by using the AM34 purge registersAkira Takeuchi4-1/+678
2010-10-27MN10300: SMP: Differentiate local cache flushingAkira Takeuchi4-112/+289
2010-10-27MN10300: Cacheflush functions should take unsigned long addressesAkira Takeuchi2-15/+15
2010-10-27MN10300: AM34: The current cacheflush routines operate by controlling tag regsDavid Howells4-2/+23
2010-10-27MN10300: Reorder asm/cacheflush.h to put primitives firstDavid Howells1-44/+44
2010-10-27MN10300: Provide a MN10300_CACHE_ENABLED config optionDavid Howells6-10/+13
2010-10-27MN10300: Cache: Split cache bits out of arch KconfigDavid Howells2-28/+33
2010-10-27MN10300: Remove monitor/JTAG functionsAkira Takeuchi4-55/+2
2010-10-27MN10300: Add CPU register bits for AM34Akira Takeuchi2-5/+74
2010-10-27MN10300: Don't hard code the cacheline size in register defsAkira Takeuchi1-5/+9
2010-10-27MN10300: Move DMA engine control reg defs to MN103E010 processor directoryAkira Takeuchi2-86/+103
2010-10-27MN10300: Differentiate AM33_2 and AM33_3 in configAkira Takeuchi1-2/+9
2010-10-27MN10300: Provide the functions to fully disable maskable interruptsAkira Takeuchi1-0/+77
2010-10-27MN10300: Add reads[bwl]() and writes[bwl]()Akira Takeuchi1-0/+13
2010-10-27MN10300: Don't cast away the volatile in test_bit()Akira Takeuchi1-1/+1
2010-10-27MN10300: Prevent cnt32_to_63() from being preempted in sched_clock()David Howells1-0/+5
2010-10-27mn10300: Use pci_claim_resourceDavid Howells1-10/+6
2010-10-27bitops: Change the bitmap index from int to unsigned long [mn10300]Justin Chen2-8/+8
2010-10-27MN10300: BUG to BUG_ON changesStoyan Gaydarov5-10/+5
2010-10-26Merge branches 'upstream/xenfs' and 'upstream/core' of git://git.kernel.org/p...Linus Torvalds8-97/+576
2010-10-26Merge branch 'release' of git://git.kernel.org/pub/scm/linux/kernel/git/lenb/...Linus Torvalds1-0/+1
2010-10-26Merge git://git.kernel.org/pub/scm/linux/kernel/git/cmetcalf/linux-tileLinus Torvalds46-732/+1608
2010-10-26workqueues: s/ON_STACK/ONSTACK/Andrew Morton2-2/+2
2010-10-26m68k{nommu}/blackfin : remove old assembler-only flags bit definitionsPhilippe De Muyter3-26/+0
2010-10-26replace nested max/min macros with {max,min}3 macroHagen Paul Pfeifer3-5/+3
2010-10-26um: migrate from __do_IRQ() to generic_handle_irq()Richard Weinberger2-11/+7
2010-10-26uml: fix CONFIG_STATIC_LINK=y build failure with newer glibcRoland McGrath2-2/+29
2010-10-26uml: define CONFIG_NO_DMAFUJITA Tomonori3-113/+3
2010-10-26alpha: use single HAE window on T2 core logic (gamma, sable)Ivan Kokshaysky4-40/+30
2010-10-26alpha: enable ARCH_DMA_ADDR_T_64BITFUJITA Tomonori1-0/+3
2010-10-26x86: access_error API cleanupMichel Lespinasse1-3/+3