summaryrefslogtreecommitdiffstats
path: root/arch/x86/mm/tlb.c
AgeCommit message (Expand)AuthorFilesLines
2016-07-14x86/mm: Audit and remove any unnecessary uses of module.hPaul Gortmaker1-1/+1
2016-04-28x86/mm, sched/core: Turn off IRQs in switch_mm()Andy Lutomirski1-0/+10
2016-04-28x86/mm, sched/core: Uninline switch_mm()Andy Lutomirski1-0/+102
2016-04-28x86/mm: Build arch/x86/mm/tlb.c even on !SMPAndy Lutomirski1-0/+4
2016-04-01mm/rmap: batched invalidations should use existing apiNadav Amit1-1/+1
2016-04-01x86/mm: TLB_REMOTE_SEND_IPI should count pagesNadav Amit1-3/+9
2016-01-11x86/mm: Add barriers and document switch_mm()-vs-flush synchronizationAndy Lutomirski1-3/+26
2015-09-04x86, mm: trace when an IPI is about to be sentMel Gorman1-0/+1
2015-07-21x86/mm: Add parenthesis for TLB tracepoint size calculationDave Hansen1-1/+1
2015-02-04x86: Store a per-cpu shadow copy of CR4Andy Lutomirski1-3/+0
2014-08-10x86/mm: Fix sparse 'tlb_single_page_flush_ceiling' warning and make the varia...Jeremiah Mahler1-1/+1
2014-08-08x86/mm: Fix RCU splat from new TLB tracepointsDave Hansen1-1/+7
2014-07-31x86/mm: Set TLB flush tunable to sane value (33)Dave Hansen1-2/+11
2014-07-31x86/mm: New tunable for single vs full TLB flushDave Hansen1-0/+46
2014-07-31x86/mm: Add tracepoints for TLB flushesDave Hansen1-2/+9
2014-07-31x86/mm: Unify remote INVLPG codeDave Hansen1-2/+2
2014-07-31x86/mm: Fix missed global TLB flush statDave Hansen1-8/+7
2014-07-31x86/mm: Rip out complicated, out-of-date, buggy TLB flushingDave Hansen1-76/+11
2014-07-31x86/mm: Clean up the TLB flushing codeDave Hansen1-12/+11
2014-01-25x86/mm: Eliminate redundant page table walk during TLB range flushingMel Gorman1-27/+1
2014-01-25x86/mm: Clean up inconsistencies when flushing TLB rangesMel Gorman1-6/+6
2014-01-25mm, x86: Account for TLB flushes only when debuggingMel Gorman1-7/+7
2013-09-11mm: vmstats: track TLB flush stats on UP tooDave Hansen1-3/+1
2013-09-11mm: vmstats: tlb flush countersDave Hansen1-4/+14
2013-01-24x86: Convert a few mistaken __cpuinit annotations to __initJan Beulich1-1/+1
2012-11-29x86, 386 removal: Remove CONFIG_INVLPGH. Peter Anvin1-5/+3
2012-11-14x86, mm: Correct vmflag test for checking VM_HUGETLBJoonsoo Kim1-1/+1
2012-09-27x86: Distinguish TLB shootdown interrupts from other functions call interruptsTomoki Sekiyama1-0/+2
2012-09-07x86/mm: Fix range check in tlbflush debugfs interfaceJan Beulich1-1/+1
2012-06-27x86/tlb: do flush_tlb_kernel_range by 'invlpg'Alex Shi1-0/+30
2012-06-27x86/tlb: replace INVALIDATE_TLB_VECTOR by CALL_FUNCTION_VECTORAlex Shi1-195/+47
2012-06-27x86/tlb: enable tlb flush range support for x86Alex Shi1-66/+46
2012-06-27x86/tlb: add tlb_flushall_shift knob into debugfsAlex Shi1-0/+51
2012-06-27x86/tlb: add tlb_flushall_shift for specific CPUAlex Shi1-4/+3
2012-06-27x86/tlb: fall back to flush all when meet a THP large pageAlex Shi1-0/+34
2012-06-27x86/flush_tlb: try flush_tlb_single one by one in flush_tlb_rangeAlex Shi1-16/+81
2012-05-23Merge branch 'x86-mm-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/...Linus Torvalds1-3/+5
2012-05-14x86: replace percpu_xxx funcs with this_cpu_xxxAlex Shi1-5/+5
2012-03-22x86, tlb: Switch cr3 in leave_mm() only when neededSuresh Siddha1-3/+5
2011-03-15x86, tlb, UV: Do small micro-optimization for native_flush_tlb_others()Xiao Guangrong1-2/+1
2011-02-14x86: Avoid tlbstate lock if not enough cpusShaohua Li1-7/+4
2010-11-18x86: Use online node real index in calulate_tbl_offset()Yinghai Lu1-2/+3
2010-11-01x86, mm: Fix section mismatch in tlb.cRakib Mullick1-1/+1
2010-10-20x86: Spread tlb flush vector between nodesShaohua Li1-1/+47
2010-07-21x86, tlb: Clean up and correct used typeBorislav Petkov1-3/+1
2010-02-17x86: Convert tlbstate_lock to raw_spinlockThomas Gleixner1-4/+4
2009-11-19x86: Eliminate redundant/contradicting cache line size config optionsJan Beulich1-1/+2
2009-09-24cpumask: use mm_cpumask() wrapper: x86Rusty Russell1-7/+8
2009-08-21x86: don't call '->send_IPI_mask()' with an empty maskLinus Torvalds1-11/+10
2009-03-18x86: add x2apic_wrmsr_fence() to x2apic flush tlb pathsSuresh Siddha1-5/+0