summaryrefslogtreecommitdiffstats
path: root/arch/x86/kernel/amd_nb.c
AgeCommit message (Expand)AuthorFilesLines
2020-05-22x86/amd_nb: Add AMD family 17h model 60h PCI IDsAlexander Monakov1-0/+5
2020-03-17x86/amd_nb, char/amd64-agp: Use amd_nb_num() accessorBorislav Petkov1-3/+1
2020-01-16x86/amd_nb: Add Family 19h PCI IDsYazen Ghannam1-0/+3
2019-09-03x86/amd_nb: Add PCI device IDs for family 17h, model 70hMarcel Bocu1-0/+3
2019-07-08Merge branch 'x86-cleanups-for-linus' of git://git.kernel.org/pub/scm/linux/k...Linus Torvalds1-1/+1
2019-06-19treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 477Thomas Gleixner1-1/+2
2019-06-14x86/amd_nb: Make hygon_nb_misc_ids staticYueHaibing1-1/+1
2018-11-07x86/amd_nb: Add PCI device IDs for family 17h, model 30hWoods, Brian1-0/+6
2018-11-07x86/amd_nb: Add support for newer PCI topologiesWoods, Brian1-6/+38
2018-11-07hwmon/k10temp, x86/amd_nb: Consolidate shared device IDsWoods, Brian1-2/+1
2018-09-27x86/pci, x86/amd_nb: Add Hygon Dhyana support to PCI and northbridgePu Wen1-8/+37
2018-09-27x86/amd_nb: Check vendor in AMD-only functionsPu Wen1-0/+4
2018-05-13x86/amd_nb: Add support for Raven Ridge CPUsGuenter Roeck1-0/+6
2018-02-15x86/cpu: Rename cpu_data.x86_mask to cpu_data.x86_steppingJia Zhang1-1/+1
2017-10-22x86/cpu/AMD: Apply the Erratum 688 fix when the BIOS doesn'tBorislav Petkov1-0/+41
2016-11-16x86/amd_nb: Add SMN and Indirect Data Fabric access for AMD Fam17hYazen Ghannam1-2/+106
2016-11-16x86/amd_nb: Add Fam17h Data Fabric as "Northbridge"Yazen Ghannam1-0/+5
2016-11-16x86/amd_nb: Make all exports EXPORT_SYMBOL_GPLYazen Ghannam1-11/+13
2016-11-16x86/amd_nb: Make amd_northbridges internal to amd_nb.cYazen Ghannam1-8/+25
2016-08-01Merge branch 'x86-headers-for-linus' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds1-1/+1
2016-07-14x86/kernel: Audit and remove any unnecessary uses of module.hPaul Gortmaker1-1/+1
2016-07-01x86/amd_nb: Clean up init pathBorislav Petkov1-23/+14
2016-07-01x86/amd_nb: Fix boot crash on non-AMD systemsBorislav Petkov1-2/+2
2016-03-29x86/cpu: Get rid of compute_unit_idBorislav Petkov1-4/+2
2015-05-06x86/gart: Check for GART support before accessing GART registersAravind Gopalakrishnan1-3/+1
2014-10-20x86, amd_nb: Add device IDs to NB tables for F15h M60hAravind Gopalakrishnan1-0/+2
2014-04-01Merge tag 'edac_for_3.15' of git://git.kernel.org/pub/scm/linux/kernel/git/bp/bpLinus Torvalds1-0/+2
2014-02-27amd64_edac: Add support for newer F16h modelsAravind Gopalakrishnan1-0/+2
2014-01-25x86/AMD/NB: Fix amd_set_subcaches() parameter typeDan Carpenter1-1/+1
2013-08-12x86, amd_nb: Clarify F15h, model 30h GART and L3 supportAravind Gopalakrishnan1-2/+11
2013-04-30Merge branch 'x86-ras-for-linus' of git://git.kernel.org/pub/scm/linux/kernel...Linus Torvalds1-1/+2
2013-04-19amd64_edac: Add Family 16h supportAravind Gopalakrishnan1-1/+2
2013-03-11x86: Constify a few itemsJan Beulich1-1/+1
2012-07-22Merge branch 'x86-mce-for-linus' of git://git.kernel.org/pub/scm/linux/kernel...Linus Torvalds1-0/+1
2012-06-07x86, amd_nb: Export model 0x10 and later PCI idBorislav Petkov1-0/+1
2012-06-06x86/debug: Add KERN_<LEVEL> to bare printks, convert printks to pr_<level>Joe Perches1-4/+6
2012-01-11Merge branch 'linux-next' of git://git.kernel.org/pub/scm/linux/kernel/git/jb...Linus Torvalds1-0/+31
2012-01-06x86/PCI: amd: factor out MMCONFIG discoveryBjorn Helgaas1-0/+31
2011-12-21x86: Simplify code by removing a !SMP #ifdefs from 'struct cpuinfo_x86'Kevin Winchester1-6/+2
2011-03-31x86, amd-nb: Rename CPU PCI id define for F4Borislav Petkov1-1/+1
2011-03-17Merge branch 'for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/bp/bpLinus Torvalds1-1/+1
2011-03-17PCI: Rename CPU PCI id defineBorislav Petkov1-1/+1
2011-03-03x86, amd-nb: Misc cleanliness fixesBorislav Petkov1-8/+10
2011-02-10x86: Adjust section placement in AMD northbridge related codeJan Beulich1-3/+4
2011-02-07x86, amd: Support L3 Cache Partitioning on AMD family 0x15 CPUsHans Rosenfeld1-0/+63
2011-01-26x86, amd: Extend AMD northbridge caching code to support "Link Control" devicesHans Rosenfeld1-2/+9
2011-01-26x86, amd: Enable L3 cache index disable on family 0x15Hans Rosenfeld1-0/+3
2011-01-11x86: Use PCI method for enabling AMD extended config space before MSR methodJan Beulich1-0/+7
2010-11-18x86, cacheinfo: Cleanup L3 cache index disable supportHans Rosenfeld1-0/+10
2010-11-18x86, amd-nb: Cleanup AMD northbridge caching codeHans Rosenfeld1-47/+62